NVM OTP NeoBit in GLOBALFOUNDRIES (350nm, 250nm, 180nm, 160nm, 150nm, 130nm, 110nm, 65nm, 55nm)
NGCodec uses Amazon EC2 F1 instances with custom FPGAs running 4k Video Compression
November 30, 2016 – AWS re:Invent 2016, Las Vegas, Nevada – NGCodec® (Sunnyvale, CA), a pioneering company focused on FPGA-based H.265/HEVC video codec development, today announced that it will use the new Amazon EC2 F1 instance in the development of RealityCodec™ for hardware-accelerated AWS Cloud-based video encoding and VR / AR processing.
AWS customers will be able to buy RealityCodec when it becomes available in the AWS Marketplace and run it on Amazon EC2 F1, offering ultra-high-performance video compression (at up to 4K resolution) and ultra-low sub-frame latency cloud-based VR and AR. By running the compute function in the cloud, customers can send only the graphics pixels in the form of a video feed to the HMD (Head Mounted Display), achieving higher performance, lower cost, and longer battery life for the consumer VR/AR hardware.
NGCodec’s RealityCodec technology runs on NGCodec AMI, which runs on Amazon EC2 F1 in the cloud, presenting significant advantages compared to traditional software encoding, including:
- Massive acceleration and efficiency compared to traditional CPU/GPU instances
- Higher-quality video for live encoding
- Lower running costs and flexibility / upgradability, just like traditional software
“AWS is breaking ground as the first public cloud to add FPGA-enabled instances with Amazon EC2 F1, which offers significant acceleration over CPU and GPU instance types,” said Oliver Gunasekara, CEO & co-founder, NGCodec Inc. “Many large media workflows, including on-demand and live streaming content, are moving to the AWS Cloud. These can now have all the benefits of FPGA acceleration in the AWS ecosystem.”
NGCodec will demonstrate using cloud-based FPGA acceleration for live H.265/HEVC video encoding on December 1, 2016 11am at the AWS re:Invent 2016 event in Las Vegas, Nevada. (CMP317 Session)
About NGCodec
NGCodec® has been in passionate pursuit of next generation video compression since 2012. With the support of investors including Xilinx and NSF, NGCodec’s agile startup team has created RealityCodec™, a compressor-decompressor technology optimized for ultra-low latency, high-quality applications. Headquartered in Sunnyvale, California, NGCodec licenses its H.265/HEVC video codec silicon intellectual property (IP) to semiconductor and equipment manufacturers around the World. To learn more, visit http://ngcodec.com.
|
Related News
- Xilinx FPGAs to be Deployed in New Amazon EC2 F1 Instances - Accelerating Genomics, Financial Analytics, Video Processing, Big Data, Security, and Machine Learning Inference
- Xilinx Announces General Availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 Instances
- PathPartner Technology unveils FPGA based HEVC & HEIF 4K Decoder on Amazon AWS EC2 Cloud
- Barco Silex validates interoperable VC-2 lightweight video compression solution for ASIC/FPGA - ready for UHD and 4K transport
- intoPIX to Showcase New TICO Compression Performances on FPGAs and CPU for UHD/4K and HFR
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |