Process Detector (For DVFS and monitoring process variation)
NXP Goes All In on FD-SOI
Junko Yoshida, EETimes
3/15/2017 01:26 PM EDT
PARIS – To do FD-SOI or not to do FD-SOI? NXP Semiconductors’ announcement this week at Embedded World in Nuremberg might finally put an end to this Shakespearean quandary, although there remain players in the chip industry unprepared to face the answer.
NXP launched what the company claims to be the lowest power general-purpose applications processors – dubbed i.MX 7ULP – yet developed for IoT applications.
According to NXP, the i.MX 7ULP design delivers a deep-sleep suspended power consumption of 15 uW or less, 17 times better than its previous low-power i.MX 7 devices. The dynamic power efficiency is improved by 50 percent in the real-time domain.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
NXP Hot IP
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset