ST opts for phase-change memory on 28nm FDSOI
May 11, 2017 // By Peter Clarke, eeNews
STMicroelectronics NV (Geneva, Switzerland) has opted to use phase-change memory as an embedded non-volatile memory option for its 28nm fully-depleted silicon-on-insulator (FDSOI) process.
Jean-Marc Chery, chief operating officer of ST, revealed the development during a presentation at ST's Capital Markets Day held in London, May 11.
ST offers an embedded flash memory option at 40nm and has been working on alternative embedded NVM at 28nm.
Phase-change memory exploits the behaviour of chalcogenide glass that is can be moved reversibly between amorphous and crystalline states with different electrical resisitance. Chery, who has been named as deputy CEO with effect from July 1, said in his presentation that ST is working on PCM-above-IC as its embedded NVM for 28nm. He also said the embedded PCM would meet the most stringent requirements of the automotive industry.
E-mail This Article | Printer-Friendly Page |
|
Related News
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era