Intel FPGA Technology Supports NEC in Face Recognition Technology
June 27, 2017 -- Intel® technology is powering a face recognition engine that can rapidly and accurately identify people, even when they are moving and in a crowd, to help detect and prevent possible incidents at critical facilities and public venues. NEC* relied on Intel Arria® 10 field programmable gate arrays (FPGAs) operating on Intel Xeon® processor–based servers to increase the performance of its NEC NeoFace* facial recognition engine to a level where an individual can be identified smoothly from a high-resolution image with dozens of faces.
“Facial recognition in a moving crowd requires highly advanced techniques when compared to still images because these cameras are affected by many factors: camera location, image quality and lighting, along with the subject’s size, walking speed and face direction,” said Tadashige Kadoi, general manager of IoT Platform Development Division, NEC Corporation. “Intel FPGAs and their parallel processing capability help NEC to enable fast and accurate collection and processing of images from even 4K high-resolution remote cameras.”
Intel FPGA acceleration technology played a role in a recent achievement for NEC. In March, NEC NeoFace was ranked No. 1 in almost all tests by the U.S. National Institute of Standards and Technology (NIST) specifically for face-in-video evaluation.
The NIST tests evaluated the accuracy of the technology in two real-life test scenarios including a test for entry-exit management at an airport passenger gate. It determined whether and how well the engine could recognize people as they walked through an area one at a time without stopping or looking at the camera. NEC's face recognition technology won first place with a matching accuracy of 99.2 percent. The error rate of 0.8 percent is less than one-fourth of the second place error rate.
In the second test, the technology was asked to detect suspicious individuals at an indoor stadium. This test was conducted with an individual situated far from the camera, with their face direction changing frequently. NEC's face recognition technology won first place with an error rate half that of the second place error rate.
To create the NeoFace Accelerator, NEC’s NeoFace facial recognition engine software IP is integrated into an Intel Arria 10 FPGA, keeping the same accuracy level while achieving higher performance in facial recognition than the previous solution.
Intel teams also worked with NEC to enhance the performance of NeoFace data center server technology. NEC NeoFace Accelerator includes not only the Intel Arria 10 FPGA, but also an Intel MAX® 10 low-cost FPGA and Intel Enpirion® power devices.
Intel technology configuration used by NEC:
- NEC-branded card with FPGA, and Intel Enpirion power
- Intel® Xeon® processor Xeon E5-2697v4
- Intel® Arria® 10 FPGA (for the face detection engine)
- Intel® MAX® 10 FPGA (for configuration, field upgrade, power monitor/control)
- Intel® Enpirion® EM2130 (to power Arria 10 core)
- Intel® Enpirion® EN2342 (to power the IO and transceivers)
|
Altera Hot IP
Related News
- Exostiv Labs now supports Intel Stratix 10 FPGA
- STMicro face-recognition processor includes FPGA core
- Intel Launches Altera, Its New Standalone FPGA Company
- Nextera-Adeas ST 2110 IP cores are now available on Intel FPGAs
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |