7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Leti Launches Emulator Service to Boost Roi and Speed Time to Market For European Chipmakers
Anchored by Mentor Veloce Emulator Machine, Leti's Offer Includes Support for Design, Debug and Analysis of Results
September 1, 2017 -- Leti, a technology research institute of CEA Tech, and Mentor®, a Siemens business,, today announced Leti will provide access to the Mentor Veloce® emulator to SMEs and startups and will introduce emulation technology to global companies beginning Q3 2017. The Veloce emulator is Mentor’s high-capacity, high-speed, multi-application tool for emulation of system-on chip (SoC) designs that was installed at Leti in 2013.
Emulation is a vital process for more efficient development of complex digital circuits that includes debugging the design at early stages and validating the upstream, onboard software operation.
The Veloce emulator accelerates block and full SoC register-transfer level (RTL) simulations during all phases of the design process, ending the long delay between starting simulations and getting results. It enables pre-silicon testing and debug, can use real-world data, while both hardware and software designs are still fluid.
"Veloce dramatically speeds up the design cycle, because it is 1,000 times faster than traditional RTL simulation tools," said Thierry Colette, head of Leti's Architecture, IC Design and Embedded Software division. "It is now possible to verify multi-processor circuits that have several billion transistors – a real competitive advantage that improves return on investment and speeds time to market. But because this powerful tool represents a major investment for microelectronics manufacturers or design houses, Leti is launching this special emulation service to provide our partners direct access to this technology and the benefits it offers."
"Mentor's cooperation with CEA Leti spans a variety of research topics over multiple years," says Eric Selosse, vice president and general manager of the Mentor Emulation Division. "The intent to proliferate state-of-the-art hardware emulation-based verification methodology to the high technology market is a very attractive goal and we're proud to contribute to it with our Veloce solutions."
The Leti offer, which targets European chipmakers, includes Leti's expert support, such as taking control of device design, optimized implementation within the emulator, debug and analysis of results. Leti also will provide access and support to additional specific tools available in its Grenoble facility, as needed.
To ensure data security, this emulator offer will include:
- a new chassis and cards representing an emulation capacity of 50 Mgates at this stage
(could be upgrade on demand) - a dedicated and secure network for customers
- servers dedicated to this offer, connected to a secure network to manage emulation with internal tools.
The network architecture is designed so that Leti partners in this program can remotely view emulation progress or retrieve results.
|
Related News
- Siemens collaborates with PDF Solutions to boost IC yield and speed time to market
- Graphcore leverages Mentor DFT solutions to speed time to market for innovative AI acceleration chip
- Functional Safety Certification Packages for Microchip FPGAs Speed Time to Market
- Intrinsic ID Collaborates with Synopsys to Boost SoC Security and Accelerate Time to Market
- Sondrel launches the fourth IP platform - SFA 350A - that delivers faster time to market for ADAS ASICs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |