Flex Logix Co-Founder Cheng Wang Awarded Interconnect Patent For Tiling of eFPGA Cores to Create Wide Range of Larger eFPGA Arrays
Novel Interconnect Design Enables Scalable eFPGA Arrays Using Silicon Proven Cores
MOUNTAIN VIEW, Calif. – February 27, 2018 – Flex Logix Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP and software, announced that an additional switch interconnect patent, U.S. Patent 9,906,225, was issued today to Flex Logix, naming its co-founder Cheng Wang as the inventor. This patent, which builds on another interconnect patent issued to Flex Logix in late 2017, highlights a breakthrough technology feature of the company’s EFLX platform, enabling the tiling of its EFLX 4K eFPGA core to create more than 50 different sized eFPGA arrays from 4K to 200K.
“Traditional interconnect technology used by our competition is not capable of achieving the silicon-proven scalability that this patent describes,” said Geoff Tate, CEO and co-founder of Flex Logix. “This is a major competitive advantage for our customers because not only do they want proven eFPGA IP in silicon, but they also want it in very different sizes. Only the EFLX platform has the scalability to deliver either a few thousand LUTs, a couple hundred thousand LUTs, or any size in between.”
The new patent enables a single eFPGA IP core, which is itself a complete eFPGA with programmable logic, interconnect and I/O ring, to be arrayed into a large number of arrays of customer-definable larger sizes. This is accomplished by implementing a top-layer mesh-like switch interconnect in the eFPGA core to provide connection between cores when abutted implementing a top-level interconnect that extends across arrays up to a certain maximum size (7x7 in the case of the EFLX4K, enabling a 200K LUT4 array).
About Flex Logix
Flex Logix, founded in March 2014, provides solutions for reconfigurable RTL in chip and system designs using embedded FPGA IP cores and software. The company's technology platform delivers significant customer benefits by dramatically reducing design and manufacturing risks, accelerating technology roadmaps, and bringing greater flexibility to customers’ hardware. Flex Logix has secured approximately $13 million of venture backed capital, is headquartered in Mountain View, California and has sales rep offices in China, Europe, Israel, Japan, Taiwan and Texas. More information can be obtained at http://www.flex-logix.com.
|
Flex Logix Technologies, Inc. Hot IP
Related News
- Flex Logix Co-Founders Awarded Interconnect Patent For Connecting Any Kind Of RAM Between eFPGA Cores To Create Application-Optimized eFPGA Arrays
- Flex Logix Co-Founder Cheng Wang Awarded Three FPGA Interconnect Patents
- Flex Logix Expands Management Team To Meet Growing Demand For Its AI Inference and eFPGA Solutions
- Dialog Semiconductor and Flex Logix Establish Strategic Partnership for Mixed Signal Embedded Field-Programmable Gate Arrays (eFPGA)
- Flex Logix EFLX4K IO eFPGA Core Enables Very Wide Bus Connections for Networking Applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |