English
Socionext Develops World's First HDMI 2.1 Compatible Video Processing Chips
Langen/Germany, 15. October, 2018 --- Socionext Inc. has developed its new "HV5 series", a family of the world's first HDMI 2.1 compatible video processing ICs, designed for transmission and reception of 8K video. Socionext will provide live demonstrations of the HV5 series at the upcoming CEATEC Japan 2018, held in Makuhari, Chiba Japan starting October 16. The company will start shipping the HV5 products in March 2019.
The HDMI 2.1 specifications were defined in 2017. It has 48Gbps bandwidth, 2.7x of conventional HDMI 2.0, and enables the transmission of extremely large data sets, including 8K video, with very low latency, while maintaining high image and sound quality. Socionext has extensive knowledge in the development of data transmission technologies for consumer video equipment such as recorders and 4K TVs, as well as for high-speed, serial data transmission used in large-scale servers.
The HV5 series represents the industry’s first video processing IC with built-in HDMI 2.1 compatible Tx / Rx. Leveraging the company’s expertise, Socionext plans to propose a variety of video systems built around the HV5 series, including 8K TVs in Japan where the commercial 8K broadcasting will commence. The HV5, with ultra-high definition image characteristics, is also targeted for public signage and medical applications, among other uses. By promoting such applications, Socionext continues to be the technology and market leader in 8K video processing.
Socionext plans to expand the lineup of HV5 Series, with various combinations of input/output formats and the image processing functionalities. Socionext will exhibit HV5 series at the upcoming CEATEC Japan 2018, held in Makuhari, Chiba Japan starting October 16. Highlighted at the show will be the interface bridge chip, the SC1H05AC01, and the 8K TV video processing chip, the SC1H05AT1.
Visit Socionext booth at: Hall 5, Booth No. 008.
CEATEC Japan 2018: www.ceatec.com/en/
|
||||||
Socionext Hot IP
Related News
- TSMC 12FFC silicon proven SERDES Phy IPs' for HDMI 2.1, PCIe Gen5, DDR4, USB 4 & MIPI Interfaces available immediately for your next SoC
- INVECAS Announces World's First HDMI 2.1 with HDCP2.3 Chip & IP Solutions for TV, AVR, Soundbar and STB
- Novatek Adopts Synopsys' Industry-First HDMI 2.1 with HDCP 2.2 Verification IP and Test Suite
- Elliptic Technologies and ViXS Systems Collaborate to Secure Streaming of HD Video and Audio Content in Entertainment Devices
- VESA Showcases Product Demos Supporting DisplayPort 2.1 and Other High-Performance Video Standards at CES 2023
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |