Synopsys Extends Synthesis Leadership with Next-Generation Design Compiler
Design Compiler NXT Boosts Runtime by 2X, QoR by 5 Percent, and Provides Support Down to 5nm and Beyond
MOUNTAIN VIEW, Calif., Nov 6, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced Design Compiler® NXT, the latest innovation in the Design Compiler family of RTL Synthesis products, extending the market-leading synthesis position of Design Compiler Graphical. Semiconductor market drivers like artificial intelligence (AI), cloud computing, 5G, and autonomous transportation increase the demand for smaller, higher-performance and more power-efficient integrated circuits (ICs) while meeting demanding delivery schedules. Design Compiler NXT's key innovations are targeted at addressing these market needs.
"Design Compiler Graphical has been the trusted synthesis tool for our designs for many years and a key enabler to the development of our advanced SoCs and MCUs," said Tatsuji Kagatani, vice president, Shared R&D Division 2, Broad-based Solution Business Unit, at Renesas Electronics Corporation. "We are collaborating with Synopsys on the latest synthesis technologies in Design Compiler NXT and are looking forward to deploying them on our designs to help meet our ever-increasing pressure of time-to-market and higher QoR."
New optimizations in Design Compiler NXT include power-driven mapping and structuring techniques, Concurrent Clock and Data (CCD) optimization, and a new approach to distributed synthesis that does not sacrifice quality-of-results (QoR). To deliver tight correlation and superior QoR at the most advanced process nodes, Design Compiler NXT shares a common library and advanced placement technologies with IC Compiler™ II, in addition to aligned RC, net topology, and density modeling.
"The Design Compiler family of products has been leading the market for more than 30 years, and is the vehicle for delivery of the greatest synthesis innovations such as test, power, datapath, and physical synthesis," said Shankar Krishnamoorthy, senior vice president of engineering, Design Group at Synopsys. "Design Compiler NXT incorporates the latest synthesis innovations, delivering significantly faster runtimes, unbeatable QoR, and extremely tight RC and timing correlation with IC Compiler II. Once again, Synopsys is evolving the state-of-the-art in RTL synthesis to enable today's extremely complex leading-edge designs."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Extends Industry Leadership as Customers Surpass 500 Tapeouts Using Flagship Fusion Compiler Solution
- Samsung Adopts Synopsys' Machine Learning-Driven IC Compiler II for its Next-Generation 5nm Mobile SoC Design
- Synopsys Announces Next-Generation VC SpyGlass RTL Static Signoff Platform
- IC Compiler II 2019 Extends Runtime and QoR Leadership with 2X Faster Throughput and 10% Lower Total Power
- Synopsys and Arm Extend Collaboration to Fusion Compiler to Accelerate Implementation of Arm's Next-Generation Client and Infrastructure Cores
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |