LSI Logic Introduces First Communications Slice for RapidChip(TM) Product Family
- RapidChip halves time-to-market while reducing costs; lowers design and manufacturing risk for high-performance, high-density custom chips - StreamSlice(TM), the first RapidChip offering features 10 Gigabit industry standard interfaces with 3 million usable gates of customer-configurable logic -
MILPITAS, Calif., Jan. 20 /PRNewswire-FirstCall/ -- Delivering on its promise to speed time-to-market and lower barriers to high-performance custom silicon through platform-based design, LSI Logic Corporation (NYSE: LSI) today introduced StreamSlice(TM), the first offering in its RapidChip(TM) ( http://rapidchip.lsilogic.com ) configurable product family. Featuring 20 gigabits per second of full-duplex throughput, StreamSlice targets high-end switches, routers and other communications system applications.
"With the RapidChip StreamSlice platform, communications system designers can take advantage of the density, performance, and customization benefits of cell-based ASICs combined with the low-development costs and fast time-to-market advantages of FPGAs," said Rick Marz, executive vice president, LSI Logic Communications and ASIC Technology. "The RapidChip approach meets the needs of the growing underserved mid-volume market."
A "slice" is a pre-manufactured chip in which all silicon layers have been built, leaving the top five metal layers to be completed with the customer's unique IP. RapidChip devices such as StreamSlice are easily customizable by building upon the features already present in the slice, then adding blocks of intellectual property from the LSI Logic CoreWare(R) library along with the customer's unique logic. System designers can use StreamSlice to eliminate interface integration challenges and create custom high-density chips faster, more predictably and at a lower cost. Multiple sets of embedded high-speed serializer/deserializers (serdes) enable the use of proven, industry-compliant interfaces including, SPI4.2, XAUI, Gigabit Ethernet, Fibre Channel and InfiniBand. StreamSlice also offers 3.3 megabits of embedded memory and 3 million usable gates of customer-configurable logic.
"The proven, pre-placed high-speed interfaces used in StreamSlice can eliminate from six to nine months of design effort and risk from the development schedule," said Tom Sandoval, vice president of communications marketing, LSI Logic's Communications and ASIC division. "StreamSlice delivers on the LSI Logic RapidChip promise to reduce time-to-market, development cost and risk."
Offering designers the flexibility of using multiple proven standard interfaces, StreamSlice provides a platform for 10 gigabits per second of datapath processing between 16-channel interfaces such as SPI4.2 and 4-channel high-speed interfaces, such as XAUI. Individually, these high-speed channels can support the Gigabit Ethernet, Fibre Channel, and InfiniBand standards, or a proprietary interface in the 1.0625 - 3.2 gigabits per second range.
"Customizable standard cell functionality combined with fast, predictable time-to-market is now a reality," said Jerry Worchel, a senior analyst with market research firm In-Stat/MDR. "This first slice in the LSI Logic RapidChip family will serve the emerging middle segment of the communications market that need to quickly create custom designs at a low cost and in the shortest possible time."
The first of many RapidChip product slices to be introduced, StreamSlice products are in design today and are expected to be manufactured in Q1 '03 using LSI Logic's G12(TM) (0.18-micron) process technologies at its world-class Gresham, Oregon, manufacturing campus.
About RapidChip(TM)
The RapidChip semiconductor platform combines the high-density, high-performance benefits of cell-based ASICs with the fast time-to-market and customization benefits of FPGAs, and the proven IP benefits of ASSPs. Targeting the Communications, Consumer and Storage markets, RapidChip uses LSI Logic's high-performance field-tested CoreWare(R) IP, customizable logic, embedded memory, and innovative design concepts to significantly reduce design and manufacturing risk and costs. RapidChip also provides a fast and seamless migration path to full standard-cell ASIC -- driving unit costs even lower.
Unique to RapidChip is the customer-friendly interface that dramatically simplifies the underlying complexity of the design tools and flows associated with SoC design. Rule sets automatically manage architectural design, verification, and physical design. As a result, design schedules for high-performance chips are very predictable. Information on RapidChip technology is available through LSI Logic's direct sales channels and worldwide distribution partners.
About LSI Logic Corporation
LSI Logic Corporation is a leading designer and manufacturer of communications, consumer and storage semiconductors for applications that access, interconnect and store data, voice and video. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com .
Safe Harbor for Forward Looking Statements: This news release and the statements by LSI Logic management include forward-looking statements within the meaning of Section 27A of the Securities Act of 1933, as amended and Section 21E of the Securities and Exchange Act of 1934, as amended. Readers are cautioned that these forward-looking statements are only predictions and may differ materially from the actual future events or results. Readers are referred to the discussion of risk factors detailed in the company's filings from time to time with the Securities and Exchange Commission, including but not limited to the most recent reports on Form 10-K, 10-Q and 8-K. Forward- looking statements include estimates of the reduction in time-to-market, the time required for completing a design, the cost savings achievable and the expected date of availability of the technology. Risks and uncertainties to which the company is subject may include, but may not necessarily be limited to fluctuations in the timing and volumes of customer demand, the rate of depletion of customer inventory buildup, and the company's achievement of revenue objectives and other financial targets. Other risks and uncertainties that may affect the company's actual results include, but are not necessarily limited to the continued availability of appropriate levels of manufacturing capacity, the realization of benefits from the company's strategic relationships, and investments and disruptions in general economic activity caused by the effects of terrorist activities and armed conflict. The company operates in an industry sector where securities' values are highly volatile and may be influenced by the cyclical nature of the industry, the unpredictability of the economy and other factors beyond the company's control.
Notes to Editor:
1. All LSI Logic news releases (financial, acquisitions, manufacturing, products, technology etc.) are issued exclusively by PR Newswire and are immediately thereafter posted on the company's external website, http://www.lsilogic.com .
2. LSI Logic, the LSI Logic logo design, RapidChip, StreamSlice, CoreWare, G12, Gflx and G90 are trademarks or registered trademarks of LSI Logic Corporation.
3. All other brand or product names may be trademarks or registered trademarks of their respective companies.
4. Please do not assign a Reader Service number to this release.
SOURCE LSI Logic Corporation
|
Related News
- LSI Logic Introduces RapidChip Xtreme2(TM) Family With Unprecedented SERDES Integration and I/O Bandwidth
- LSI Logic Expands Xtreme Family of RapidChip(TM) Platform ASICs
- LSI Logic Sets New Logic and Memory Standard with RapidChip Integrator2 Family
- LSI Logic Simplifies High-Speed Serial Interface Design with Expanded Rapidchip Xtreme Family of Platform ASICs
- LSI Logic Advances High Speed Serial Interconnect with New RapidChip Platform ASIC Family
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |