Intel announces open oneAPI initiative and development beta release with Data Parallel C++ language for programming CPUs, GPUs, FPGAs, and other accelerators
By Steven Leibson
November 18, 2019 - On Sunday and the Intel HPC Developer Conference in Denver during his keynote presentation, Intel’s senior vice president, chief architect, and general manager of architecture, graphics, and software Raja Koduri announced the oneAPI initiative, the product beta release, and the Data Parallel C++ (DPC++) programming language that allows developers to target CPUs, GPUs, FPGAs, and other hardware accelerators with one source code document. (See “Intel Unveils New GPU Architecture with High-Performance Computing and AI Acceleration, and oneAPI Software Stack with Unified and Scalable Abstraction for Heterogeneous Architectures.”) The oneAPI initiative is part of Intel’s data-centric strategy and is aimed at substantially easing the development of application code with a laser focus on the convergence of AI and HPC, which are the top trends driving today’s most ambitious industrial innovations and scientific breakthroughs. (Click here for the Intel oneAPI developer’s page.)
The Intel oneAPI beta release supports two different programming styles – direct programming through DPC++ and API-based programming – to provide an efficient unified development model that can offer full, native code performance across a range of heterogeneous processing hardware. The oneAPI initiative – specifications are available at the oneapi.com Web site, along with a call for industry and community comment – is a cross-industry, open, standards-based, unified and simplified programming model for application development across heterogeneous processing architectures including CPUs, GPUs, FPGAs, and other hardware accelerators —with an eye towards enabling faster application performance, fostering more developer productivity, and empowering greater innovation.
The oneAPI industry initiative also represents a software development style that shifts away from single-architecture, single-vendor programming models in favor of scalable heterogeneous architectures. Consequently, the oneAPI initiative encourages the development of compatible oneAPI implementations in the form of toolkits, plug-ins, and add-ons for heterogeneous architectures across the broad ecosystem.
DPC++ is built upon the ISO C++ and Khronos SYCL standards. It extends these standards by providing explicit parallel constructs and offload interfaces to support a broad range of heterogeneous computing architectures and processors, including CPUs, GPUs, FPGAs, and other hardware accelerators. This flexibility is a cornerstone of Intel’s xPU strategy: to offer a diverse mix of heterogeneous processing architectures that uniquely support diverse AI and HPC workloads. Here’s a video that explores DPC++ in a little more detail:
The oneAPI concept also includes a set of APIs spanning several domains that can benefit from acceleration, including an interface for deep learning; general libraries for linear algebra math, video, and media processing; and others. The oneAPI initiative is just the start of a long software journey – a journey aimed at simplifying software development across diverse data-centric processing architectures.
The initial beta release of the Intel version of oneAPI and the DPC++ programming language are available as tailored toolkit downloads and on the Intel Developers Cloud. This beta release allows developers to learn about oneAPI, to write and test code, and to experiment with the oneAPI environment and the DPC++ language using Intel® CPUs, GPUs, FPGAs.
Currently, the Intel oneAPI beta release supports FPGAs through a download of the Intel® FPGA Add-On for oneAPI Base Toolkit. Here’s a video that explains the use of oneAPI and DPC++ with Intel FPGAs in more detail:
|
Related News
- Xilinx Announces SDAccel Development Environment for OpenCL, C, and C++, Delivering Up to 25X Better Performance/Watt to the Data Center
- IAR Systems takes RISC-V to the next level with launch of professional development tools with leading performance and ensured code quality
- Enhanced Open Source Framework Available for Parallel Programming on Embedded Multicore Devices
- Synopsys Expands embARC Initiative to Include Additional ARC Processors and Open Source Projects to Accelerate Development of Embedded Systems
- Intilop's 10G Full TCP Accelerators with Network Security Features IP Core for Altera/Intel FPGAs qualified by major University and Government clients
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |