Former Google and Tesla Engineer Chris Lattner to Lead SiFive Platform
Distinguished Silicon Valley software engineer to bring increased customization and implementation tooling to SiFive SoC design methodology
SAN MATEO, Calif., Jan. 27, 2020 – SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, today announced that Chris Lattner, a distinguished Silicon Valley software engineer, has joined the company to lead SiFive Platform Engineering as SVP. Lattner brings 15 years of leadership in software engineering and machine learning infrastructure, leading teams at Apple, Tesla, and most recently, Google. He is credited for authoring Clang, the compiler front-end, and LLVM, the compiler infrastructure open source project.
“I’m thrilled to be joining the SiFive team and for the opportunity to work with a company that is enabling the future of silicon, all the way from idea to silicon,” said Lattner. “RISC-V offers an exciting opportunity for customizable chips, and SiFive’s RISC-V design methodology is unmatched in the industry. By making custom SoC development more accessible, we can accomplish technological breakthroughs that couldn’t happen anywhere else.”
Lattner has a reputation for engineering excellence. During a decade-long stint with Apple, he spearheaded the creation of Swift, the programming language used to build the current generation of iPhone, iPad, Apple Watch, Mac, and Apple TV apps. As the driving force behind the influential LLVM and Clang projects that brought speed, safety, portability, and power to developers by providing scalable frameworks to programmatically generate machine native code, and with additional contributions to Tesla Autopilot and Google TPU, Lattner is set to evolve and enhance SiFive’s scalable engineering capabilities as part of SiFive’s mission to simplify the enablement of designing custom cores and SoCs.
“SiFive is on a mission to democratize access to custom silicon, and innovative leaders in the industry are taking notice,” said Dr. Naveed Sherwani, president and CEO of SiFive. “Chris has made significant contributions to the software used by millions of developers today. This is a significant period of strategic growth for us, and we are thrilled to welcome Chris to our product engineering practice.”
SiFive enables the configuration and production of domain-specific hardware to suit software optimized solutions. Most recently, the company announced a partnership with CEVA to simplify the creation of processors capable of supporting smart home, automobile, robotics, IoT, and industrial applications.
Lattner holds a Ph.D. in Computer Science from the University of Illinois at Urbana-Champaign and a bachelor’s degree in Computer Science from the University of Portland. Read his introductory blog here.
About SiFive
SiFive is on a mission to free semiconductor roadmaps and declare silicon independence from the constraints of legacy ISAs and fragmented solutions. As the leading provider of market-ready processor core IP and silicon solutions based on the free and open RISC-V instruction set architecture SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers in all markets to build customized RISC-V based semiconductors. Founded by the inventors of RISC-V, SiFive has 16 design centers worldwide and backing from Sutter Hill Ventures, Qualcomm Ventures, Spark Capital, Osage University Partners, Chengwei, Huami, SK Hynix, Intel Capital, and Western Digital. For more information, please visit www.sifive.com.
|
Related News
- SiFive Welcomes Former Tesla Executive to Lead Global Growth Strategy
- MIPS Continues To Expand With The Addition Of Industry Leaders from NVIDIA, Google and SiFive
- Qualcomm to Bring RISC-V Based Wearable Platform to Wear OS by Google
- SEMIFIVE announces commercialization of its 5nm HPC SoC Platform with lead partner Rebellions, AI Chipmaker startup based in Korea
- SiFive Awarded TSMC Open Innovation Platform Partner of the Year
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |