T2M announces Industry's first Ultra Low-Power Bluetooth Dual Mode RF IP on TSMC 22nm.
Munich— June 24, 2020 — T2M, the world’s largest independent global semiconductor technology provider, announces the availability of Bluetooth Dual Mode RF IP on TSMC 22nm ULL process node. The IP is Bluetooth 5.2 compliant supporting Audio over BLE as well as backwards compatible with EDR & BR making this the first Bluetooth Dual Mode RF IP available in TSMC22ULL to support the latest features while providing full Bluetooth legacy support.
The Ultra-Low-Power Bluetooth Dual Mode RF transceiver IP is designed to support 2.4 GHz standards Bluetooth Classic (BR/EDR), Bluetooth Low Energy, 802.15.4 PHY Layer (ZigBee), and proprietary protocol implementations.
This Bluetooth Dual Mode RF IP has extremely low power consumption of <3 mW together with state-of-the-art performances (sensitivity, rejection, Tx power) and with very small die area / cost achieved by using TSMC22ULL.
Due to its ultra-low power consumption, reduced area, high sensitivity and high Output power this RF IP is the perfect fit for battery powered audio applications including, but not limited to: Hearing Aids, Earbuds, Hearables, Wearables, Sports, Health as well as battery powered IOT applications such as Indoor positioning, asset tracking, beacons, sensor networks.
“2020 marks the beginning of a new era for wireless audio, with the arrival of audio streaming over Bluetooth Low Energy (LE Audio). Our clients IP will be a perfect fit for the LE Audio Applications with Legacy support as well as new IOT applications requiring, extremely low power consumption, and leadership sensitivity” says Nigel Dixon, CEO, T2M.
This IP is the latest addition to T2M’s portfolio of Bluetooth technology for SoC development which includes: RF IPs in GF22FDX, TSMC40ULP, TSMC55, SMIC55, GF55 as well as Link Layers, Modems, Protocol Stacks, SIG MESH, Profiles, turn key ASICS developed based on the core IPs and even KGD for stacking/combining with a CPU.
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- Bluetooth Dual Mode v5.3 RF Transceiver IP Cores in 22nm, 40nm, 55nm is Available for Immediate Licensing for TWS, Audio Chipsets and Automotive Applications
- Bluetooth Dual Mode V5.3 RF Transceiver IP Cores in 22nm ULP is Available for Immediate Licensing for Smart Audio Chipsets
- Bluetooth Dual Mode V5.3 RF Transceiver IP Cores in 40nm ULP is Available for Immediate Licensing
- Bluetooth Dual Mode v5.3 RF Transceiver IP Cores in 40nm ULP is available for immediate licensing for Audio SoC applications.
- AndesCore Ultra Low-Power, High Performance N705 CPU Core Wins Design Socket In Sino Wealth Electronic's New Bluetooth Low Energy Chip Design
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |