TSMC Plots the Process Course to Its Next "Generational Node"
By Brian Santo, EETimes (August 25, 2020)
Even as it ramps up production on its N5 process, Taiwan Semiconductor Manufacturing Co. (TSMC), at its annual Technology Symposium, introduced its N4 process, which it said is scheduled to come online in late 2021, with volume production in 2022. Anticipating the inevitable question, the company also provided some details about its subsequent N3.
Before getting into the intermediate future, TSMC offered some near-future news. The company revealed a plan to implement an enhanced version of N5, called N5P, in 2021. The N5 refinement will provide an additional 5 percent speed gain and 10 percent power improvement over N5, TSMC said.
N4, the company promised at its annual Technology Symposium, will be a “straightforward migration” from, and an extension of, N5, of course with some performance, power and density enhancements. On the production side, TSMC said it will be able to reduce the number of mask layers somewhat. On the design side, the company said it will have design rules, SPICE and IP compatible with N5.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- How real is TSMC's bid for conversion to 1.4-nm process node?
- Efinix Announces Trion Titanium Tapeout at TSMC 16 nm Process Node
- TSMC Discloses "Secret" 4nm Node
- Kilopass Anti-Fuse NVM OTP IP Designed into Tire Pressure Sensor SoC Manufactured on TSMC 55LP Process Node Now Shipping in High Volume
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models