MIPI D-PHY v3.0 Doubles Data Rate of Physical Layer Interface While Extending Power Efficiency
C-PHY also enhanced with 64-bit PHY Protocol Interface to provide wider bus for high-performance applications
PISCATAWAY, N.J., September 2, 2021—The MIPI Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, today announced a major update to its MIPI D-PHY specification for connecting megapixel cameras and high-resolution displays to application processors. Version 3.0 doubles the data rate of D-PHY’s standard channel to 9 Gigabits per second (Gbps), while extending the power efficiency of the specification for smartphone, Internet of Things (IoT) and automotive camera and display applications.
Ad |
MIPI CSI DSI Controller - CPHY CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1. MIPI C-PHY/D-PHY Combo Universal IP, 4.5Gsps/4.5Gbps in TSMC 22ULP |
As the first MIPI PHY specification introduced more than 15 years ago, MIPI D-PHY has been broadly implemented as the physical-layer interface for cameras and displays in smartphones because of its cost-effective flexibility, high speed and low power. Due to these attributes, the specification has also been applied to a wide array of other use cases such as drones, very large tablets, surveillance cameras and industrial robots, as well as automotive applications, including camera sensing systems, collision avoidance radars, in-car infotainment and dashboard displays, with the support of proprietary bridging solutions.
D-PHY v3.0 doubles the specification’s speed to 9 Gbps for the standard channel (and 11 Gbps for its short channel), enabling support for the latest ultra-high-definition displays and beyond. In tandem with the boost in data rate, D-PHY v3.0 introduces a Continuous-Time Linear Equalizer (CTLE) on the receiver side of a connection to maintain the interface’s superior power efficiency. D-PHY v3.0 is fully compatible with previous versions of the MIPI specification.
“Pixel rates in camera and display applications are constantly increasing, and v3.0 of D-PHY provides the leap in data rate necessary to support next-generation image sensors while extending the specification’s low-power attribute,” said Joel Huloux, chairman of MIPI Alliance. “MIPI continues to innovate its PHY interfaces to enable advancements in camera and display applications and emerging market dynamics.”
In conjunction with the release of D-PHY v3.0, MIPI Alliance also announces version 2.1 of MIPI C-PHY, which provides high throughput and superior power efficiency to connect displays and cameras to application processors. The specification supports symbol rates up to 6 Gigasymbols per second (Gsps), equivalent to 13.7 Gbps, over the standard channel and up to 8 Gsps over the short channel. A new 64-bit PHY Protocol Interface (PPI) in v2.1 provides a wider bus between C-PHY and a chip’s core logic for better support of higher-performance applications. The new version of the interface is fully compatible with previous versions of C-PHY.
In addition to the added features, the new version of the C-PHY specification replaces objectionable terms with ones that more accurately reflect the functions of technical devices.
MIPI's upcoming developers conference (MIPI DevCon), on 28-29 September 2021, will feature a variety of technical sessions and member demonstrations on MIPI specifications in application spaces such as mobile, the IoT, automotive and 5G. Please visit https://www.mipi.org/devcon/2021/register for complimentary registration.
About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 325 member companies worldwide and more than 15 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs and Tier 1 suppliers, and test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
|
Related News
- MIPI UniPro v2.0 Doubles Peak Data Rate and Delivers Greater Throughput and Reduced Latency for Flash Memory Storage Applications
- MIPI Alliance Releases A-PHY v2.0, Doubling Maximum Data Rate of Automotive SerDes Interface To Enable Emerging Vehicle Architectures
- MIPI Alliance Releases A-PHY v1.1, Doubling Maximum Data Rate and Adding New Implementation Options to Automotive SerDes Interface
- MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications
- MIPI Alliance Completes Development of A-PHY v1.1, Doubling Maximum Data Rate and Adding New Options to Automotive SerDes Interface
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |