NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
BEAVERTON, Ore.-- February 10, 2022 --The CXL™ Consortium, an industry standards body dedicated to advancing Compute Express Link™ (CXL™), today announced the acceptance of Gen-Z Consortium’s assets and the Gen-Z specification. Under the terms of the agreement it signed with the Gen-Z Consortium, the CXL Consortium will post the Gen-Z specification as an archive on CXL Consortium’s public website for five years. Upon completion of the asset transfer, the Gen-Z Consortium will begin finalizing operations.
“We are excited about the future of the computing industry with industry-leading companies focused on developing a single specification to advance interconnect technology,” said Hiren Patel, president, Gen-Z Consortium. “By consolidating all technology assets within a single organization, our member companies can dedicate resources to one industry organization and eliminate the risk of duplicated efforts moving forward. The Gen-Z Consortium leadership extends its gratitude to its members for helping to drive the industry ecosystem to achieve our original mission and goals.”
“The consortia have been working together since the inception of the CXL Consortium to define bridging between the protocols,” said Jim Pappas, chairman, CXL Consortium. “We look forward to welcoming Gen-Z members into the CXL Consortium to continue to advance the computing industry.”
About the CXL™ Consortium
The CXL Consortium is an industry standards body dedicated to advancing Compute Express Link™ (CXL™) technology. CXL is a high-speed interconnect offering coherency and memory semantics using high-bandwidth, low-latency connectivity between the host processor and devices such as accelerators, memory buffers, and smart I/O devices. For more information or to join, visit www.computeexpresslink.org.
|
Related News
- CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
- CXL Consortium and Gen-Z Consortium Announce MOU Agreement
- Consortium led by Crosshill Oy signs defense technology development agreement for F-35 Program with Lockheed Martin
- CXL™ Consortium and JEDEC® Sign MOU Agreement to Advance DRAM and Persistent Memory Technology
- OpenFabrics Alliance (OFA) and Gen-Z Consortium Announce MoU Agreement
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |