180nm OTP Non Volatile Memory for Standard CMOS Logic Process
Small Prime Divisors Attack and Countermeasure against the RSA-OTP Algorithm
Last week emphasized that cybersecurity becomes crucial in almost every aspect of our life. One-time password algorithms are widely used in digital services to improve security. However, many such solutions use a constant secret key to encrypt (process) one-time plaintexts. A countermeasure for the analyzed algorithm has been proposed by DCD-SEMI’s engineer responsible inter alia for CryptOne cryptographic system and DAES IP Core.
Bytom, Poland March the 3rd, 2022. Cryptography is the basis of modern secure communication. But the paradigm shift from constant to one-time keys could introduce tangible benefits to the application security field. DCD-SEMI’s engineer, Mr. Szymon Sarna has analyzed a one-time password concept for the Rivest–Shamir–Adleman algorithm, in which each key element is hidden, and the value of the modulus is changed after each encryption attempt. The difference between successive moduli is exchanged between communication sides via an unsecure channel. Analysis showed that such an approach is not secure. Moreover, determining the one-time password element (Rivest–Shamir–Adleman modulus) can be straightforward. Is there a countermeasure for that? Of course! It’s been presented here: https://www.mdpi.com/2079-9292/11/1/95
|
Digital Core Design Hot IP
Related News
- Agile Analog and Silex Insight form partnership to offer combined analog and digital IP solutions to provide advanced security and protection against side-channel attacks (SCA) for chip manufacturers
- Digital Blocks Announces Compact DB8051C Microcontroller IP Core for Complex Algorithm Finite State Machine Implementations
- Coreworks introduces SideWorks, a high-performance, small footprint and ultra low power licensable Digital Signal Processing (DSP) Core
- Synplicity and Lattice Expand Partnership to Include DSP Synthesis
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |