Small Prime Divisors Attack and Countermeasure against the RSA-OTP Algorithm
Last week emphasized that cybersecurity becomes crucial in almost every aspect of our life. One-time password algorithms are widely used in digital services to improve security. However, many such solutions use a constant secret key to encrypt (process) one-time plaintexts. A countermeasure for the analyzed algorithm has been proposed by DCD-SEMI’s engineer responsible inter alia for CryptOne cryptographic system and DAES IP Core.
Bytom, Poland March the 3rd, 2022. Cryptography is the basis of modern secure communication. But the paradigm shift from constant to one-time keys could introduce tangible benefits to the application security field. DCD-SEMI’s engineer, Mr. Szymon Sarna has analyzed a one-time password concept for the Rivest–Shamir–Adleman algorithm, in which each key element is hidden, and the value of the modulus is changed after each encryption attempt. The difference between successive moduli is exchanged between communication sides via an unsecure channel. Analysis showed that such an approach is not secure. Moreover, determining the one-time password element (Rivest–Shamir–Adleman modulus) can be straightforward. Is there a countermeasure for that? Of course! It’s been presented here: https://www.mdpi.com/2079-9292/11/1/95
|
Digital Core Design Hot IP
Related News
- Agile Analog and Silex Insight form partnership to offer combined analog and digital IP solutions to provide advanced security and protection against side-channel attacks (SCA) for chip manufacturers
- Digital Blocks Announces Compact DB8051C Microcontroller IP Core for Complex Algorithm Finite State Machine Implementations
- Coreworks introduces SideWorks, a high-performance, small footprint and ultra low power licensable Digital Signal Processing (DSP) Core
- Synplicity and Lattice Expand Partnership to Include DSP Synthesis
- Siemens extends Veloce hardware-assisted verification and validation with new Innexis shift-left software
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |