Small Prime Divisors Attack and Countermeasure against the RSA-OTP Algorithm
Last week emphasized that cybersecurity becomes crucial in almost every aspect of our life. One-time password algorithms are widely used in digital services to improve security. However, many such solutions use a constant secret key to encrypt (process) one-time plaintexts. A countermeasure for the analyzed algorithm has been proposed by DCD-SEMI’s engineer responsible inter alia for CryptOne cryptographic system and DAES IP Core.
Bytom, Poland March the 3rd, 2022. Cryptography is the basis of modern secure communication. But the paradigm shift from constant to one-time keys could introduce tangible benefits to the application security field. DCD-SEMI’s engineer, Mr. Szymon Sarna has analyzed a one-time password concept for the Rivest–Shamir–Adleman algorithm, in which each key element is hidden, and the value of the modulus is changed after each encryption attempt. The difference between successive moduli is exchanged between communication sides via an unsecure channel. Analysis showed that such an approach is not secure. Moreover, determining the one-time password element (Rivest–Shamir–Adleman modulus) can be straightforward. Is there a countermeasure for that? Of course! It’s been presented here: https://www.mdpi.com/2079-9292/11/1/95
|
Digital Core Design Hot IP
Related News
- Agile Analog and Silex Insight form partnership to offer combined analog and digital IP solutions to provide advanced security and protection against side-channel attacks (SCA) for chip manufacturers
- Digital Blocks Announces Compact DB8051C Microcontroller IP Core for Complex Algorithm Finite State Machine Implementations
- Coreworks introduces SideWorks, a high-performance, small footprint and ultra low power licensable Digital Signal Processing (DSP) Core
- Synplicity and Lattice Expand Partnership to Include DSP Synthesis
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |