PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s
The upcoming PCI Express specification is targeted for release in 2025
SANTA CLARA, Calif.-- June 21, 2022 --PCI-SIG Developers Conference 2022 – PCI-SIG® today announced that the PCI Express® (PCIe®) 7.0 specification will double the data rate to 128 GT/s and is targeted for release to members in 2025.
PCI-SIG technical workgroups will be developing the PCIe 7.0 specification with the following feature goals:
- Delivering 128 GT/s raw bit rate and up to 512 GB/s bi-directionally via x16 configuration
- Utilizing PAM4 (Pulse Amplitude Modulation with 4 levels) signaling
- Focusing on the channel parameters and reach
- Continuing to deliver the low-latency and high-reliability targets
- Improving power efficiency
- Maintaining backwards compatibility with all previous generations of PCIe technology
“For 30 years the guiding principle of PCI-SIG has been, ‘If we build it, they will come,’” observed Nathan Brookwood, Research Fellow at Insight 64. “Early parallel versions of PCI technology accommodated speeds of hundreds of megabytes/second, well matched to the graphics, storage and networking demands of the 1990s. In 2003, PCI-SIG evolved to a serial design that supported speeds of gigabytes/second to accommodate faster solid-state disks and 100MbE Ethernet. Almost like clockwork, PCI-SIG has doubled PCIe specification bandwidth every three years to meet the challenges of emerging applications and markets. Today’s announcement of PCI-SIG’s plan to double the channel’s speed to 512 GB/s (bi-directionally) puts it on track to double PCIe specification performance for another 3-year cycle.”
I/O Bandwidth Doubles Every Three Years
“With the forthcoming PCIe 7.0 specification, PCI-SIG continues our 30-year commitment to delivering industry-leading specifications that push the boundaries of innovation,” said Al Yanes, PCI-SIG President and Chairperson. “As PCIe technology continues to evolve to meet the high bandwidth demands, our workgroups’ focus will be on channel parameters and reach and improving power efficiency.”
The PCIe 7.0 specification is targeted to support emerging applications such as 800 G Ethernet, AI/ML, Cloud and Quantum Computing; and data-intensive markets like Hyperscale Data Centers, High-Performance Computing (HPC) and Military/Aerospace.
To learn more about PCI-SIG, visit www.pcisig.com.
PCIe Speeds/Feeds - Pick Your Bandwidth
About PCI-SIG
PCI-SIG is the consortium that owns and manages PCI specifications as open industry standards. The organization defines industry standard I/O (input/output) specifications consistent with the needs of its members. Currently, PCI-SIG is comprised of over 900 industry-leading member companies. To join PCI-SIG, and for a list of the Board of Directors, visit www.pcisig.com.
|
Related News
- PCI-SIG® Announces New Research Projecting PCI Express® Technology TAM Expected to Reach $10 Billion by 2027
- PCI-SIG® Announces Authorized Test Labs Now Available for PCI Express® Technology
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
- PCI-SIG® Exploring an Optical Interconnect to Enable Higher PCIe Technology Performance
- PCI-SIG Releases PCIe 6.0 Specification Delivering Record Performance to Power Big Data Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |