Bluetooth low energy v5.4 Baseband Controller, Protocol Software Stack and Profiles IP
SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
August 1, 2022. – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s JEDEC standard SD/eMMC Host and Device Controllers with Matching PHY IP Cores which are silicon proven in major Fabs and Nodes and has been in Production in multiple chipsets with High storage capability making it a viable solution to integrate and implement in a varied range of applications.
SD/eMMC v5.1 Host & Device IP Cores are an embedded non-volatile memory system, comprised of both flash memory and a flash memory controller, which implements the Host and Device Controller IPs with high-speed processing power by complementing each core and makes the interface design with the Physical layer a lot less complex. This exempts Product developers from the hassle of integration, following to a diminished time-to-market.
Our SD/eMMC Host & Device Controllers and PHY IP Cores are specially designed for the eMMC v5.1 to augment its storage with SD v5.1 features to address the increasing storage needs of mobile, consumer, IoT and automotive applications. The eMMC 5.1 is compliant with JEDEC Standard JESD84-B51 and the Secure Digital (SD) part supports SD5.1 and later specifications (Class 1, Video Speed Performance) allowing the selection of either SD or SPI mode. To store and transfer data securely, the SD/eMMC IP Cores provide both data write protection and password protection. The multiple bus-width feature allows Host and Device design flexibility and higher data transfer bandwidth.
The SD/eMMC Host & Device Controllers with matching PHY IP Cores supports High-Speed Dual Data Rate transfer (52MHz), Single date rate transfer (200MHz) for eMMC and Default Speed mode (25 MHz, up to 12.5 MB/sec), High Speed mode (50 MHz, up to 25 MB/sec) for SD. The SD/eMMC IP Cores boasts low cost, low power and comparably low area making it feasible for portable and space-constrained products.
SD/eMMC Host & Device Controllers and PHY IP cores have been used in semiconductor industry’s Cellular Electronics, IoT Sensors, Navigational systems, Consumer electronics, handheld computers, and other industrial uses…
In addition to SD/eMMC IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, HDMI, Display Port, MIPI (CSI, DSI, UniPro, UFS, Soundwire, I3C), PCIe, DDR, 10/100/1000 Ethernet, V-by-One, programmable SerDes, OnFi and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.
Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo
About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHYs for all kind of Portable Memory Storage Devices, making it easy to integrate a wide range of Applications in your products
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- Introducing JESD204B Controllers and matching PHYs for high-speed, high-resolution device interconnection for high density systems!
- POSEDGE announces Ultra Speed, High Performance, and Low Gate Count SD/SDIO/eMMC Host Controller IP
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |