Analog Bits Awarded ISO 9001 and ASIL B Ready Certifications
Certified Commitment to Automotive and Aerospace market
Sunnyvale, CA -- January 18, 2023 - Analog Bits, the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions, has received ISO 9001 Certification for design and development of low-power clocking, sensors, and interconnected IPs. Analog Bits has also completed the ISO 26262 ASIL certification process for multiple IPs on the TSMC N5 technology.
“Analog Bits have always prided ourselves in providing high quality IP’s to our customers. These certifications such as ISO and Safety Manuals are very important and mandated by our high-end automotive customers,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “Our customers can now have a sense of confidence designing mission critical automotive SOCs using Analog Bits’ IPs.”
Resources
To learn more about Analog Bits' foundational analog IP, visit www.analogbits.com or email us at info@analogbits.com.
About Analog Bits
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s.
With billions of IP cores fabricated in customer silicon, from 0.35 micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
Related News
- VeriSilicon's 2nd generation automotive ISP series IP passed ISO 26262 ASIL B and ASIL D certifications
- Delivering industry-leading solutions with Comprehensive Automotive Grade Silicon IP Portfolio with ISO 26262 and ASIL Certifications
- VeriSilicon's DeWarp Processing IP DW200-FS achieved ISO 26262 ASIL B certification
- Arteris Awarded ISO 9001 Certification for Semiconductor System IP Quality Management System
- Optima Design Automation Receives ISO 26262 ASIL D Ready Certification from SGS-TÜV Saar
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |