Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
By Steve Leibson, EETimes (June 3, 203)
RISC-V represents an existential threat to Arm, and a new industry consortium plans to increase that threat of extinction by accelerating the development of open-source software for the RISC-V architecture. Members of the consortium this week announced the formation of the RISC-V Software Ecosystem (RISE) Project to do so.
The RISC-V Instruction Set Architecture (ISA) is a microprocessor phenomenon that started as an academic project at the University of California, Berkeley (UC Berkeley) in 2010. Since then, the open-source RISC-V ISA has developed “the big ’mo”—momentum.
Back in the 1990s, Arm processors had the big ’mo, burrowing into the heart of nearly every mobile phone. In the 2000s, they wiped out most of the proprietary microcontroller (MCU) architectures scattered over the embedded landscape.
Today, Arm is increasingly in danger of losing leadership in those arenas, and everywhere else that Arm plays. While Arm retains a long list of licensees today, earned by decades of hard work, the RISE Project could help RISC-V surge in the processor-core ranks even more quickly by bringing some order and adult supervision to the ongoing development of RISC-V open-source software.
E-mail This Article | Printer-Friendly Page |
Related News
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- Jim Keller on AI, RISC-V, Tenstorrent's Move to Edge IP
- Microsemi's Mi-V Ecosystem Continues to Expand as New Member Antmicro Joins to Develop Mi-V RISC-V Processor Subsystems for PolarFire FPGAs
- SiFive Joins Microsemi's New Mi-V Ecosystem to Accelerate Adoption of RISC-V Open Instruction Set Architecture
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity