PCI-SIG® Announces New Research Projecting PCI Express® Technology TAM Expected to Reach $10 Billion by 2027
Report from ABI Research examined PCIe technology in data centers, edge, telcos, AI, automotive, mobile devices and wearables
SANTA CLARA, Calif.-- June 14, 2023 -- PCI-SIG Developers Conference 2023 – PCI-SIG® announced today new findings from an ABI Research report projecting PCI Express® (PCIe®) technology TAM growing at a CAGR of 14% from 2022 to 2027 in high-growth verticals including data centers, edge, telcos, AI, automotive, mobile devices and wearables.
Ad |
PCIe Controller Testbench PCIe 5.0 PHY in TSMC (16nm, 12nm, N7, N6, N5, N4P, N3E, N3P) 56G Serdes in 7nm bundled with PCie Gen 5 controller IP Ultra Low-Latency IP PCI-express Framework |
Key highlights from the report:
- Automotive and network edge verticals projecting the highest growth opportunities for PCIe technology, with total addressable market (TAM) and compound annual growth rates (CAGRs) of 53% and 38%, respectively, over the forecast period.
- The automotive industry can extract significant value from widespread PCIe technology adoption, as it enables the consolidation of Electrical/Electronic (E/E) domains, as well as helping systems overcome safety and efficiency challenges within mission-critical applications for autonomous vehicles.
- High-performance applications such as data centers will contribute to sustained long -term demand for new PCIe technology deployment. In addition to performance, other critical drivers of PCIe technology adoption are power efficiency, security and “time-to-value”.
- The low power feature (L0p) of PCIe 6.0 specification will be a major driver of deployment, as power efficiency becomes a central strategy for adopters with a closer focus on sustainability and lowering operational costs.
- AI industry adoption will be high, as PCIe technology offers decision makers agility through forwards and backwards compatibility, improving time-to-value and lowering deployment risk.
- Complex Open Radio Access Network (Open RAN or ORAN) workloads will lead to sustained demand for PCIe technology, as heterogeneous hardware becomes ubiquitous.
- PCIe technology will perform well in the mobile devices vertical, as the quick pace of market innovation will necessitate a discrete component interconnect.
“PCIe technology demand will be sustained in the long run as applications that require faster speeds, embedded security, and greater power efficiency continue to emerge,” said Reece Hayden, Research Analyst, ABI Research. “In the near term, this is especially true in the data center and AI verticals as PCIe 6.0 specification brings much more effective power-management capabilities. Concurrently, we have seen a proliferation of heterogeneous computing resources at the edge to handle larger data sets and support performance-sensitive applications. This is increasing deployment of PCIe technology as its high bandwidth and power efficiency are perfectly suited to these challenging compute locations.”
“PCI Express technology leads the industry as a foundational I/O interconnect and can be found in everything from automobiles to data center servers,” said PCI-SIG President Al Yanes. “This report is proof positive that the future of PCIe technology is bright. As PCIe architecture speed increases, we will continue to expand our traditional verticals while expanding into exciting new verticals to meet the demand for a high-bandwidth, low-latency interconnect.”
The report analyzed all generations of PCIe technology currently in the marketplace and the impact of the upcoming PCIe 7.0 specification, which is targeted for release in 2025. PCI-SIG recently published the PCIe 7.0 specification, version 0.3 to its members, achieving the first milestone of specification development.
More information about the key takeaways is available in a PCI-SIG blog post.
Members can download the full report and access the PCIe 7.0 specification, version 0.3 on the members workspace.
To become a member of PCI-SIG and access the full report and specifications, visit www.pcisig.com/membership.
About PCI-SIG
PCI-SIG is the consortium that owns and manages PCI specifications as open industry standards. The organization defines industry standard I/O (input/output) specifications consistent with the needs of its members. Currently, PCI-SIG is comprised of over 900 industry-leading member companies. To join PCI-SIG, and for a list of the Board of Directors, visit www.pcisig.com.
|
Related News
- PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s
- PCI-SIG® Announces Authorized Test Labs Now Available for PCI Express® Technology
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
- PCI-SIG® Exploring an Optical Interconnect to Enable Higher PCIe Technology Performance
- PCI-SIG Releases PCIe 6.0 Specification Delivering Record Performance to Power Big Data Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |