JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
ARLINGTON, Va., USA – July 8, 2024 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD405-1B JEDEC® Memory Module Label – for Compute Express Link® (CXL®) V1.1. JESD405-1B joins JESD317A JEDEC® Memory Module Reference Base Standard – for Compute Express Link® (CXL®) V1.0, first introduced in March 2023, in defining the function and configuration of memory modules that support CXL specifications, as well as the standardized content for labels for these modules. JESD405-1B and JESD317A were developed in coordination with the Compute Express Link standards organization. Both standards are available for free download from the JEDEC website.
JESD317A provides detailed guidelines for CXL memory modules including mechanical, electrical, pinout, power and thermal, and environmental guidelines for emerging CXL Memory Modules (CMMs). These modules conform to SNIA (Storage Networking Industry Association) EDSFF form factors E1.S and E3.S to provide end-user friendly hot pluggable assemblies for data centers and similar server applications.
Ad |
CXL 2.0 Integrity and Data Encryption Security Module Compute Express Link (CXL) 3.1 Controller CXL 3.0 IP |
JESD405-1B defines the contents of labels for these CMMs, assisting end users in selecting the appropriate CXL memory solutions. The labels include information regarding the memory media type, such as DDR5, the revision level of the supported CXL protocol, total capacity in gigabytes or terabytes, and support for connector and I/O configurations from a x4 to x16 over a single connector (1C) through four connectors (4C). Release version 1.1 includes documentation for the country of origin of the module assembly readable in the required 2D barcode, simplifying inventory management.
“Both JESD317A and JESD405-1B affirm JEDEC’s active support for expanding the market for CXL solutions. These documents represent the cooperation of dozens of companies representing suppliers and end users of CXL memory solutions,” said Mian Quddus, JEDEC Board of Directors Chairman. “End users can be assured of a multiplicity of sources for CXL memory modules, helping to commoditize these solutions for the good of the industry.”
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.
|
Related News
- JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- CXL Consortium Announces Compute Express Link 3.1 Specification Release
- CXL Consortium Releases Compute Express Link 3.0 Specification to Expand Fabric Capabilities and Management
- CXL Consortium Showcases First Public Demonstrations of Compute Express Link Technology at SC21
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |