Intellitech awarded first of several key patents related to its TEST-IP family of products for IEEE 1149.1 configuration and test
Durham, NH -- (BUSINESS WIRE) July 28th, 2003. -- Intellitech Corp. the technology leader in scan-based configuration, debug and test solutions today announced that the U.S. Patent and Trademark office has awarded the company a patent for its 1149.1 based test and configuration technology. The patent is a broad patent in the area of efficiently accessing circuits for test and configuration. The patent is U.S. Patent number 6,594,802 entitled "Method and Apparatus for optimized access to circuits for debug, programming and test". Asian and European patents are still pending.
Reducing test and configuration times
Electronics companies today are facing increased digital test and configuration times due to increases in non-volatile memory, logic, and system complexity. The long test and configuration times complicates production test line balancing and ‘beat rate' matching resulting in higher capital equipment costs. Traditional on-board programming using 1149.1 boundary scan is typically too slow for large FLASH memories and high volume products. The patented method addresses this problem by enabling on-board programming over IEEE 1149.1 to be as fast as off-board programming techniques. This eliminates the need for in-line programming equipment to match the production line rate or pre-programming an inventory of non-volatile parts prior to production.
Currently, we are focusing this technology on programming FLASH and serial EEPROMS with our products" said Mike Ricchetti, Intellitech Chief Technology Officer. "However, this is a broad patent and we will make use of it for enabling faster test and configuration of other memories and circuits as well."
"Intellitech's success is unquestionably due to its innovations and comprehensive approach to scan based test of electronic products" said CJ Clark, President and CEO for Intellitech Corp. "This patent is the first in a series of fundamental patent filings around our TEST-IP family of infrastructure IP. Today's announcement is a testament to the breadth and depth of our technical leadership and is what clearly sets us apart from our competitors."
|
Related News
- Intellitech Announces Support and Technology Center in Bangalore with IEEE 1149.1/JTAG Test Services
- IPextreme and Texas Instruments Host Webinar on "cJTAG – IEEE 1149.7: Next Generation Test and Debug"
- IP Cores, Inc. Announces a Family of High-Speed AES/GCM IP Cores Supporting IEEE 802.1AE and P1619.1 Standards
- Tharas Systems Awarded Key Patents on Hardware-Assisted Verification Technology
- LTX Selects the SystemBIST(TM) Embedded Configuration and Test Processor from Intellitech
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |