CoWare Expands LISATek Embedded Processor Design Tools With C Compiler and RTL Generation
New Release Adds C Compiler to Automatically Generated Software Tools and Facilitates Implementation of New Custom Processors
D.A.T.E. CONFERENCE, PARIS, FRANCE--February 16, 2004 -- CoWare, Inc., the leading supplier of system-level electronic design automation (EDA) software and services, announced major new functionality in its LISATek suite of products. LISATek is a fully integrated solution for embedded processor modeling, design, and software tool generation, based on the LISA 2.0 language. With the latest release, embedded processor designers are able to model their processor using a high level language, and automatically generate Instruction Set Simulators (ISSs) and a complete set of associated software tools including the associated C compiler. Custom processors, such as Application Specific Instruction Processors (ASIPs) for DSP and control applications, are also enabled by the automatic generation of synthesizeable Register Transfer Level (RTL) code.
Increasingly, companies are deciding to create their own programmable IP, typically embedded processors or ASIPs, because these devices provide the necessary flexibility for performing algorithmic acceleration, with the added benefit of easier re-use for derivatives or other projects. The problem they face is the cost and time taken to develop the necessary ISS and software development tools required.
"Historically, fixed hardware has been used to implement acceleration engines for speeding up certain algorithms—MPEG4 for example—but more programmability is needed in today's SoCs," said Mark Milligan, vice president of marketing, CoWare. "Using a software programmable engine designed with LISATek enhances the flexibility and reusability of the design."
The LISATek suite of tools includes Processor Designer for the creation of processor IP simulation models and their software development tools; C Compiler Designer for the creation of custom C compilers; and Processor Generator for producing RTL implementation code for the processor hardware. Using the latest release of LISATek, processor designers begin by describing the instruction-set and micro-architecture of a processor using the LISA 2.0 language. They can then generate both the ISS and assembler/linker/debugger for their embedded processors automatically, saving significant time and costs.
The LISATek C Compiler Designer allows users to create a C compiler for their embedded processor, completing the software development tools. The tool uses the same LISA 2.0 processor description, together with a graphical user interface, to provide the necessary inputs. C Compiler Designer is based on CoSy Express technology from ACE Associated Compiler Experts bv (www.ace.nl). C Compiler Designer significantly reduces C compiler development time from man-years to man-weeks, facilitating reuse of the processor and software development tools in multiple projects.
Using the new and extended C/C++ Graphical Debugger in LISATek, the model can be quickly simulated and debugged to ensure that correct functionality has been achieved, reducing time needed to identify software bugs on single and multiple processor platforms. The processor can be further optimized through simulation profiling, to understand and remove any performance bottlenecks and achieve the optimum architecture. Because the C compiler and RTL code are automatically generated, changes made to the processor while optimizing it—such as adding a new instruction—are easily coded in LISA 2.0, and the changes then automatically reflected in the C compiler and RTL implementation code. Once the design is completed, synthesizable RTL code is generated by the LISATek Processor Generator option, providing Verilog, VHDL, and SystemC code.
There are CoWare patents pending on both C compiler generation and RTL generation technologies.
Pricing and Availability
LISATek 2004.1 will be available in production release in March 2004. For pricing information, contact your local sales office or email sales@coware.com. For more information, visit www.coware.com or contact John MacDermott, director, business development, at johnm@coware.com.
About CoWare
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
|
Related News
- CoWare Expands LISATek Embedded Processor Design Tools with C Compiler and RTL Generation
- Patriot Scientific announces GNU-C/C++ compiler sofware for IGNITE-based embedded processor applications
- IAR Systems takes RISC-V to the next level with launch of professional development tools with leading performance and ensured code quality
- IAR Systems Expands Support for Arm DesignStart with High Performance Tools for Arm Cortex-A5
- Mentor Graphics Expands Mentor Embedded Linux Support for the latest AMD Embedded G-series Family of Processors
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |