English
Texas Instruments' 6.25 Gbps SerDes Technology Now Available in 90nm Process
Support for Over 200 Channels with the Industry's Lowest Power
DALLAS (April 5, 2004) - Extending its range of leading serializer/deserializer (SerDes) offerings, Texas Instruments Incorporated (NYSE: TXN) (TI) announced that its 6.25 Gbps high-speed serial interface circuitry is now available in its 90nm CMOS process technology, and for integration into customer high-speed ASIC designs. By migrating 6.25 Gbps SerDes to TI's proven 90nm advanced process technology, customers can design next-generation ASIC products integrating 200 or more 6.25 Gbps channels, and the industry's lowest power of 185 milliwatts (mW) per channel.
"TI's continued investment in process technology and manufacturing allow communications equipment makers to meet their high density, low power requirements without replacing existing architectures," said Steve Sutton, vice president of TI's ASIC business unit. "By leveraging TI's SerDes design and 90nm process expertise, our customers achieve reliable and flexible system designs, with increased performance and reduced size, power and cost."
Future Proofing for Evolving Systems
TI´s 6.25 Gbps technology was initially developed in the company´s 130nm process and is designed in ASIC products today and available in TI´s standard product portfolio. The migration to manufacturing in 90nm CMOS allows customers to upgrade existing network infrastructure systems without legacy backplane replacements, preserving previous technology investments made by system manufacturers.
TI's 6.25 Gbps SerDes technology reduces application risk by utilizing a two-level binary signaling approach, ensuring backward compatibility, interoperability and scalability with existing and next generation capabilities and standards. Together with advanced transmit pre-emphasis, the receiver includes a high gain adaptive linear equalizer to compensate for ISI and cross-talk, which is essential for operating in legacy system environments.
Continuing 90nm Momentum
TI is one of few semiconductor companies currently in production with 90nm CMOS process technology. TI has been shipping 90nm devices to customers for over one year, including the first fully functional 90nm wireless baseband device and TI´s 1-gigahertz digital signal processor (DSP). The company also recently qualified its 90nm process on 300mm copper wafers.
TI's 90nm process was developed to deliver the integration and circuit optimization required to match device architectures with targeted application areas. Transistors are "tuned" for different functions on a single chip to meet a variety of performance, density and power consumption requirements by adjusting the transistors' gate length, threshold voltage, gate oxide thickness or bias conditions. As a result, the highest performing transistors are used for critical functions such as signal processing, whereas transistors with lower power consumption are used for functions with lower active performance requirements.
TI's 90nm process features up to eight layers of metal and integrates a low-k dielectric, Organo-Silicate Glass (OSG) that has a k-value of 2.8. TI has extended its history as an innovator in gate dielectric materials, as its 90nm process is TI's third generation to use a Plasma Nitrided Oxide (PNO) for the core transistors. PNO maintains the transistors' high levels of reliability, minimizes gate leakage and allows TI's 90nm technology to meet benchmarks.
Availability
The 6.25 Gbps SerDes module is included as part of TI´s 90nm ASIC library designed for high-performance, low power ASIC and DSP products. The 6.25 SerDes core is available today for integration into ASIC designs.
DALLAS (April 5, 2004) - Extending its range of leading serializer/deserializer (SerDes) offerings, Texas Instruments Incorporated (NYSE: TXN) (TI) announced that its 6.25 Gbps high-speed serial interface circuitry is now available in its 90nm CMOS process technology, and for integration into customer high-speed ASIC designs. By migrating 6.25 Gbps SerDes to TI's proven 90nm advanced process technology, customers can design next-generation ASIC products integrating 200 or more 6.25 Gbps channels, and the industry's lowest power of 185 milliwatts (mW) per channel.
"TI's continued investment in process technology and manufacturing allow communications equipment makers to meet their high density, low power requirements without replacing existing architectures," said Steve Sutton, vice president of TI's ASIC business unit. "By leveraging TI's SerDes design and 90nm process expertise, our customers achieve reliable and flexible system designs, with increased performance and reduced size, power and cost."
Future Proofing for Evolving Systems
TI´s 6.25 Gbps technology was initially developed in the company´s 130nm process and is designed in ASIC products today and available in TI´s standard product portfolio. The migration to manufacturing in 90nm CMOS allows customers to upgrade existing network infrastructure systems without legacy backplane replacements, preserving previous technology investments made by system manufacturers.
TI's 6.25 Gbps SerDes technology reduces application risk by utilizing a two-level binary signaling approach, ensuring backward compatibility, interoperability and scalability with existing and next generation capabilities and standards. Together with advanced transmit pre-emphasis, the receiver includes a high gain adaptive linear equalizer to compensate for ISI and cross-talk, which is essential for operating in legacy system environments.
Continuing 90nm Momentum
TI is one of few semiconductor companies currently in production with 90nm CMOS process technology. TI has been shipping 90nm devices to customers for over one year, including the first fully functional 90nm wireless baseband device and TI´s 1-gigahertz digital signal processor (DSP). The company also recently qualified its 90nm process on 300mm copper wafers.
TI's 90nm process was developed to deliver the integration and circuit optimization required to match device architectures with targeted application areas. Transistors are "tuned" for different functions on a single chip to meet a variety of performance, density and power consumption requirements by adjusting the transistors' gate length, threshold voltage, gate oxide thickness or bias conditions. As a result, the highest performing transistors are used for critical functions such as signal processing, whereas transistors with lower power consumption are used for functions with lower active performance requirements.
TI's 90nm process features up to eight layers of metal and integrates a low-k dielectric, Organo-Silicate Glass (OSG) that has a k-value of 2.8. TI has extended its history as an innovator in gate dielectric materials, as its 90nm process is TI's third generation to use a Plasma Nitrided Oxide (PNO) for the core transistors. PNO maintains the transistors' high levels of reliability, minimizes gate leakage and allows TI's 90nm technology to meet benchmarks.
Availability
The 6.25 Gbps SerDes module is included as part of TI´s 90nm ASIC library designed for high-performance, low power ASIC and DSP products. The 6.25 SerDes core is available today for integration into ASIC designs.
|
||||||
Related News
- Agilent Technologies Proves High-Performance 6.25 Gb/s SerDes Core in 90-Nanometer CMOS Process
- Agere Systems licenses Accelerant's 6.25 Gb/s backplane transceiver core and becomes Accelerant's exclusive ASIC partner
- Faraday's 28Gbps SerDes IP Now Available on UMC's 28HPC Process
- Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process
- Texas Instruments new process techniques solve low-power challenges in delivering company's first 45 nanometer wireless device
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |