Xilinx Announces Free Configurable PCS Reference Design For Use With Virtex-II Pro Platform FPGAs
and line rates on the same physical port
SAN JOSE, Calif., April 29, 2004 - Xilinx, Inc. (NASDAQ: XLNX) today announced the immediate availability of a free fully functional Configurable Physical Coding Sublayer (CPCS) reference design for a multi-mode PCS block implemented in Xilinx Virtex-II Pro FPGAs. The CPCS can be dynamically configured to support three types of PCS layers including Fibre Channel (1.0625 and 2.125 Gbps), Gigabit Ethernet (1000BASE-X), and ESCON/SBCON (200 Mbps). The CPCS reference design is ideal for applications including Ethernet/Fibre Channel switches, Multi-Service Provisioning Platforms (MSPP), SONET/SDH terminals, Add-Drop Multiplexers (ADM), cross connects, CWDM/DWDM transport equipment, and IP routers.
"Designers using the CPCS reference design can dramatically reduce costs while improving time-to-market," said Amit Dhir, senior manager of Strategic Solutions, Wired Networks and Telecom, at Xilinx. "The reference design enables the sharing of optics and ICs and integrates the RocketIO MGT and PowerPC features of our Virtex-II Pro FPGAs. This provides increased density at each port, with the ability to be re-configured on the fly."
Dynamic protocol selection is fully integrated into the control plane running on the Virtex-II Pro embedded PowerPC 405 processor. The tight coupling of the configurable embedded RocketIO MGTs provide the required serial data rates ranging from 200 Mbps to 2.125 Gbps. This would not be feasible with an external SERDES solution.
Pricing and Availability
The fully documented CPCS reference design is immediately available free of charge. All documentation and design files can be downloaded from the Xilinx website at www.xilinx.com/esp/cpcs.
About Xilinx Virtex-II Pro Platform FPGAs
Based on their industry-leading capacity, performance, and cost-effectiveness, Xilinx Virtex™ FPGAs are the number one choice of designers worldwide. The Xilinx Virtex-II Pro is the world's first and only FPGA to offer integrated PowerPC embedded technology. Xilinx has shipped over 100,000 PowerPC cores to its customer base and enabled over 1,400 CoreConnect licenses.
About Xilinx eSP
Xilinx eSP (www.xilinx.com/esp) is a proven online resource for engineers, delivering a powerful array of solutions and information in a single location. The site is dedicated to accelerating the development of products across a wide-range of markets and applications, including end-to-end programmable solutions across the line card.
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Spartan-3 And Virtex-II Pro FPGAs Win Multiple Designs In Mangrove MPLS Platforms
- Xilinx Virtex-II Pro FPGAs Enable Pandora's Newest 3-D Colour Cube
- Xilinx Ships Industry's Only Complete RapidIO Solution For Virtex-II Pro Series FPGAs
- Avnet And Xilinx Deliver Low-Cost Serial I/O Design Kit For Industry-Leading Virtex-II Pro FPGAs
- Xilinx Delivers Virtex-II Pro X FPGAs - World's Most Capable High-Speed Serial Transceiver Solution
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |