Xilinx Announces Free Configurable PCS Reference Design For Use With Virtex-II Pro Platform FPGAs
and line rates on the same physical port
SAN JOSE, Calif., April 29, 2004 - Xilinx, Inc. (NASDAQ: XLNX) today announced the immediate availability of a free fully functional Configurable Physical Coding Sublayer (CPCS) reference design for a multi-mode PCS block implemented in Xilinx Virtex-II Pro FPGAs. The CPCS can be dynamically configured to support three types of PCS layers including Fibre Channel (1.0625 and 2.125 Gbps), Gigabit Ethernet (1000BASE-X), and ESCON/SBCON (200 Mbps). The CPCS reference design is ideal for applications including Ethernet/Fibre Channel switches, Multi-Service Provisioning Platforms (MSPP), SONET/SDH terminals, Add-Drop Multiplexers (ADM), cross connects, CWDM/DWDM transport equipment, and IP routers.
"Designers using the CPCS reference design can dramatically reduce costs while improving time-to-market," said Amit Dhir, senior manager of Strategic Solutions, Wired Networks and Telecom, at Xilinx. "The reference design enables the sharing of optics and ICs and integrates the RocketIO MGT and PowerPC features of our Virtex-II Pro FPGAs. This provides increased density at each port, with the ability to be re-configured on the fly."
Dynamic protocol selection is fully integrated into the control plane running on the Virtex-II Pro embedded PowerPC 405 processor. The tight coupling of the configurable embedded RocketIO MGTs provide the required serial data rates ranging from 200 Mbps to 2.125 Gbps. This would not be feasible with an external SERDES solution.
Pricing and Availability
The fully documented CPCS reference design is immediately available free of charge. All documentation and design files can be downloaded from the Xilinx website at www.xilinx.com/esp/cpcs.
About Xilinx Virtex-II Pro Platform FPGAs
Based on their industry-leading capacity, performance, and cost-effectiveness, Xilinx Virtex™ FPGAs are the number one choice of designers worldwide. The Xilinx Virtex-II Pro is the world's first and only FPGA to offer integrated PowerPC embedded technology. Xilinx has shipped over 100,000 PowerPC cores to its customer base and enabled over 1,400 CoreConnect licenses.
About Xilinx eSP
Xilinx eSP (www.xilinx.com/esp) is a proven online resource for engineers, delivering a powerful array of solutions and information in a single location. The site is dedicated to accelerating the development of products across a wide-range of markets and applications, including end-to-end programmable solutions across the line card.
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Spartan-3 And Virtex-II Pro FPGAs Win Multiple Designs In Mangrove MPLS Platforms
- Xilinx Virtex-II Pro FPGAs Enable Pandora's Newest 3-D Colour Cube
- Xilinx Ships Industry's Only Complete RapidIO Solution For Virtex-II Pro Series FPGAs
- Avnet And Xilinx Deliver Low-Cost Serial I/O Design Kit For Industry-Leading Virtex-II Pro FPGAs
- Xilinx Delivers Virtex-II Pro X FPGAs - World's Most Capable High-Speed Serial Transceiver Solution
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |