25G PHY in TSMC (16nm, 12nm, N7, N6)
NVM EEPROM NeoEE in HJTC (180nm)
Revolutionary Ultra Low Phase Noise Driver IP
Processor Development Toolset
Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
intoPIX and Media Links: Powering Next-Generation IP Media Transport with JPEG XS at InterBEE 2024
Imagination DXS GPU officially certified as ASIL-B compliant
Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
CANsec: Security for the Third Generation of the CAN Bus
Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?
Post-Quantum Cryptography: Safeguarding the Future of Digital Security
UALink™ Shakes up the Scale-up AI Compute Landscape
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.