English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
1.8V General Purpose Staggered I/O Pad Set
The 1.8V GPIO library provides general purpose bidirectional I/O cells. These programmable, multi-voltage I/O’s give the system designer the flexibility to design to a wide range of performance targets.
These libraries are offered at both 16nm and a 12nm shrink. They
are available in inline and staggered CUP wire bond implementations with a flip chip option.
To design a functional I/O power domain with these cells, an additional library is required – 1.8V Support: Power. That library contains an input-only buffer, isolated analog I/O, and a full complement of power cells along with corner and spacer cells to assemble a complete pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring
These libraries are offered at both 16nm and a 12nm shrink. They
are available in inline and staggered CUP wire bond implementations with a flip chip option.
To design a functional I/O power domain with these cells, an additional library is required – 1.8V Support: Power. That library contains an input-only buffer, isolated analog I/O, and a full complement of power cells along with corner and spacer cells to assemble a complete pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring
View 1.8V General Purpose Staggered I/O Pad Set full description to...
- see the entire 1.8V General Purpose Staggered I/O Pad Set datasheet
- get in contact with 1.8V General Purpose Staggered I/O Pad Set Supplier