English
You are here:
1-bit 2-channel 2.2 MSPS (8.5 kHz BW) delta-sigma ADC
The cell is a second order delta-sigma dual channel (I/Q) analog-to-digital converter that supports sample rates up to 8.5 kHz and oversampling ratio 128. This structure is based on the principle of commutated capacitors and consists of two differential channels. Input signal bandwidth 0...8.5 kHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
View 1-bit 2-channel 2.2 MSPS (8.5 kHz BW) delta-sigma ADC full description to...
- see the entire 1-bit 2-channel 2.2 MSPS (8.5 kHz BW) delta-sigma ADC datasheet
- get in contact with 1-bit 2-channel 2.2 MSPS (8.5 kHz BW) delta-sigma ADC Supplier
1-bit delta-sigma ADC analog-to-digital converter IP
- 32-kHz Bandwidth Reconfigurable Delta-Sigma ADC providing up to 13 ENOB
- 16-bit Sigma Delta ADC
- High Resolution Low Latency Sigma-Delta ADC
- High Accuracy Low Latency Sigma-Delta ADC
- 250MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
- 400MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging