English
10Gbps Multi-Link and Multi-Protocol PCIe 4.0 PHY IP for SMIC
You are here:
32/64-bit NeuroMatrix(r) RISC Core (NMRC)
Features
- original RC Module RISC architecture
- 32- and(or) 64-bit data paths
- advanced Harvard architecture
- extended architecture for 32- or 64-bit co-processor
- 16-Gbyte address pace
- dual-channel DMA controller
- two address generators support up to two memory accesses per cycle
- five-stage pipeline
- 10 bypass paths to minimize the effect of pipeline latency on dependent operations
- 32-bit VLIW instruction
- up to three operations per instruction
- load-store architecture
- delayed branches to reduce pipeline disruption
- easy to add new instructions
- easy to add 32x32 bit array multiplier
- strong SDK and Evaluation Boards
View 32/64-bit NeuroMatrix(r) RISC Core (NMRC) full description to...
- see the entire 32/64-bit NeuroMatrix(r) RISC Core (NMRC) datasheet
- get in contact with 32/64-bit NeuroMatrix(r) RISC Core (NMRC) Supplier
32-bit IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- ARC-V RHX-100 dual-issue, 32-bit single-core RISC-V processor for real-time applications
- 32-bit Embedded RISC-V Functional Safety Processor