English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
64-bit Initiator/Target for PCI
The LogiCORE™ IP 64-bit Initiator/Target for PCI™ enables designers to build a customized 64-bit, 66 MHz system that performs at 528 Mbytes per second and with up to 300,000 system gates. It provides a programmable solution with customizable back-end functionality. For specific device support, please refer to the data sheet.
PCI (Peripheral Component Interconnect) has become one of the most popular bus standards, not only for personal computers, but also for industrial computers, communication switches, routers, and instrumentation. It solves a wide range of compatibility problems and performance limitations that were encountered with the older ISA and VME standards.
PCI (Peripheral Component Interconnect) has become one of the most popular bus standards, not only for personal computers, but also for industrial computers, communication switches, routers, and instrumentation. It solves a wide range of compatibility problems and performance limitations that were encountered with the older ISA and VME standards.
View 64-bit Initiator/Target for PCI full description to...
- see the entire 64-bit Initiator/Target for PCI datasheet
- get in contact with 64-bit Initiator/Target for PCI Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC