Aeonic Generate Digital PLL for multi-instance, core logic clocking

The Movellus™ high-performance Aeonic Generate Clock Generation Module (CGM) is a high-quality digital PLL that enables distributed clocking for per-core dynamic frequency scaling (DFS) and fine-grained clock tuning. It reliably supplies a clock signal to processing elements across a wide frequency range, using standard cells and operating on core voltage (VDD) for simplified integration. In addition, the Aeonic Generate™ CGM supplies design teams with clock-specific telemetry that is read out through a standard interface for 3rd party silicon analytics platforms.

• see the entire Aeonic Generate Digital PLL for multi-instance, core logic clocking datasheet
• get in contact with Aeonic Generate Digital PLL for multi-instance, core logic clocking Supplier