ARC VPX DSPs are VLIW/SIMD processors optimized for highly parallel processing with minimal energy and area consumption for a range of embedded workloads

The Synopsys ARC® VPX DSP Family is optimized for the unique power, performance and area (PPA) requirements of embedded workloads such as IoT sensor fusion, radar and LiDAR processing, engine control, voice/speech recognition, natural language processing and other edge AI applications. The VPX processors are based on an enhanced ARCv2DSP instruction set and operate on 128-bit (VPX2, VPX2FS) and 256-bit (VPX3, VPX3FS) vector words, complementing the existing 512-bit VPX5 and VPX5FS based on the same very long instruction word (VLIW)/single instruction-multiple data (SIMD) architecture.

The safety-enhanced ARC VPXxFS processors integrate hardware safety features including error correction code (ECC) protection for memories and interfaces, safety monitors and lockstep mechanisms that help designers achieve the most stringent levels of ISO 26262 ASIL B, ASIL C and ASIL D functional safety compliance.

The VPX processors are supported by the Synopsys ARC MetaWare Development tools, including a vector length-agnostic software programming model specifically optimized for the VPX hardware architecture. The MetaWare compiler’s auto-vectorization feature transforms sequential code into vector operations for maximum throughput.

• see the entire ARC VPX DSPs are VLIW/SIMD processors optimized for highly parallel processing with minimal energy and area consumption for a range of embedded workloads datasheet
• get in contact with ARC VPX DSPs are VLIW/SIMD processors optimized for highly parallel processing with minimal energy and area consumption for a range of embedded workloads Supplier