English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
AXI Virtual FIFO Controller
The AXI Virtual controller is provided under the terms of the XILINX End User License and is included with ISE® and Vivado™ design tools at no additional charge.
Xilinx provides the AXI Virtual FIFO Controller core to use external DRAM memory as multiple FIFO blocks.
The AXI Virtual FIFO Controller is a key Interconnect Infrastructure IP which enables users to access external memory segments as multiple FIFO blocks. The AXI Virtual Controller provides AMBA® AXI4-Stream write (master) as well as read (slave) interface to AXI4 DRAM memory mapped interface of external memory.
Xilinx provides the AXI Virtual FIFO Controller core to use external DRAM memory as multiple FIFO blocks.
The AXI Virtual FIFO Controller is a key Interconnect Infrastructure IP which enables users to access external memory segments as multiple FIFO blocks. The AXI Virtual Controller provides AMBA® AXI4-Stream write (master) as well as read (slave) interface to AXI4 DRAM memory mapped interface of external memory.
View AXI Virtual FIFO Controller full description to...
- see the entire AXI Virtual FIFO Controller datasheet
- get in contact with AXI Virtual FIFO Controller Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC