English
You are here:
Band Gap IP, Input=1.0V-3.3V, VBG=0.75V with triming, Low power (1.8uW max, or 0.5uA@25C), UMC 55nm ULP process
Input 1.0V-3.6V, VBG=0.75V, Band Gap, UMC 55nm ULP Low-K Logic process
View Band Gap IP, Input=1.0V-3.3V, VBG=0.75V with triming, Low power (1.8uW max, or 0.5uA@25C), UMC 55nm ULP process full description to...
- see the entire Band Gap IP, Input=1.0V-3.3V, VBG=0.75V with triming, Low power (1.8uW max, or 0.5uA@25C), UMC 55nm ULP process datasheet
- get in contact with Band Gap IP, Input=1.0V-3.3V, VBG=0.75V with triming, Low power (1.8uW max, or 0.5uA@25C), UMC 55nm ULP process Supplier
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software