400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Band-gap Reference in GF N65 LP. Multiple voltages referenced to internal and external resistors.
The biasing currents are programmable within +/-30% permitting the block parameter changing, power minimization for given performance or operational margin estimation in production. Layout is designed using IBM CMOS10LPE 5_01_00_01_LD metal stack. Control functions and layout configuration can be customized upon special agreement.
View Band-gap Reference in GF N65 LP. Multiple voltages referenced to internal and external resistors. full description to...
- see the entire Band-gap Reference in GF N65 LP. Multiple voltages referenced to internal and external resistors. datasheet
- get in contact with Band-gap Reference in GF N65 LP. Multiple voltages referenced to internal and external resistors. Supplier
Band-gap IP
- 40nm 1.8V Programmable Band-Gap Reference with 0.55V output
- Power input 3.3V, VBG=1.204V Band-gap, UMC 55nm eFlash process
- Input 2.0V-3.6V, VBG=1.2V Band-gap, UMC 55nm eflash LP/RVT Logic Process
- Input 2.0V-3.6V, VBG=1.2V Band-gap, UMC 55nm LP/RVT Logic Process
- Power input 1.8v, VBG=0.75V Band-gap, UMC 28nm HPC Logic process
- Low-power, High-Precision Voltage Band-Gap Reference Circuit