English
You are here:
BCH Error Correcting Code ECC
BCH code statistics for different `$mm` `$tt`
Zero latency, low gate count, low power, asynchronous BCH Code based Error Correction FEC:
The whole operation of encoding and decoding is asynchronous and is pure combinatorial gates without use of any synchronous logic, making it zero latency RTL.
Symbol Size is 1 bit and variables are ‘m’ bits wide for Galois Field operations.
Zero latency, low gate count, low power, asynchronous BCH Code based Error Correction FEC:
The whole operation of encoding and decoding is asynchronous and is pure combinatorial gates without use of any synchronous logic, making it zero latency RTL.
Symbol Size is 1 bit and variables are ‘m’ bits wide for Galois Field operations.
View BCH Error Correcting Code ECC full description to...
- see the entire BCH Error Correcting Code ECC datasheet
- get in contact with BCH Error Correcting Code ECC Supplier
Block Diagram of the BCH Error Correcting Code ECC IP Core
