BitBLT Graphics Hardware Accelerator (AXI Bus)

The BitBLT Graphics Hardware Accelerator Verilog IP Core renders a graphics frame by generating new bitmaps from commands to combining existing bitmaps on and off-screen using one of 256 Raster Operations. A Raster Operation (ROP) is a bitwise Boolean operation (such as AND, OR, XOR, NOT).

The BitBLT Graphics Accelerator also contains a Monochrome Bitmap Color Expansion feature, typically used for font expansion of compressed character bitmaps. A 1-bit depth bitmap is expanded to one of two colors, a foreground or background color, with the foreground color representing the text, and the background color the non-text background.

The BitBLT Graphics Accelerator also contains a programmable Alpha Blend unit, blending two bitmaps into one.

The BitBLT Graphics Hardware Accelerator interfaces to a microprocessor and frame buffer memory via the AMBA AXI Interconnect, providing high performance memory throughput. The BitBLT Graphics Accelerator contains a DMA Command Linked-List Processing Unit, for independently reading and processing graphics commands from the host processor.

• see the entire BitBLT Graphics Hardware Accelerator (AXI Bus) datasheet
• get in contact with BitBLT Graphics Hardware Accelerator (AXI Bus) Supplier