English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
BUFE-based Multiplexer Slice
Included with Xilinx ISE Software
The BUFE-based Multiplexer Slice IP core supports buses of up to 64 bits wide and 1 to 64 inputs. The only option is selecting the size of the input bus. Combining the outputs of multiple BUFE-based Multiplexer Slices allows the creation of larger tristate multiplexers.
The BUFE-based Multiplexer Slice IP core supports buses of up to 64 bits wide and 1 to 64 inputs. The only option is selecting the size of the input bus. Combining the outputs of multiple BUFE-based Multiplexer Slices allows the creation of larger tristate multiplexers.
View BUFE-based Multiplexer Slice full description to...
- see the entire BUFE-based Multiplexer Slice datasheet
- get in contact with BUFE-based Multiplexer Slice Supplier