MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
Compact Implementation of the RISC-V RV32EMC ISA
The APS3V processor offers the RISC-V ISA RV32EMC features, with the full integer instruction set, compressed instructions and multiply and divide. In addition it implements the privilege features with Machine and User modes.
The Cortus APS1V processor is designed to be both power and silicon efficient. The standard implementation requires 12 634 gates.
The Cortus APS1V processor features a Harvard architecture with AXI4 Lite bus interfaces. This ensures wide compatibility with other peripheral IP, allowing the standard peripherals from Cortus to be complemented by other IP.
Full debug support is implemented through Cortus’ standard debug interface and tools (GDB and OpenOCD).
View Compact Implementation of the RISC-V RV32EMC ISA full description to...
- see the entire Compact Implementation of the RISC-V RV32EMC ISA datasheet
- get in contact with Compact Implementation of the RISC-V RV32EMC ISA Supplier
RISC-V IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- 64-bit RISC-V Application Processor Core
- Dual-issue Linux-capable RISC-V core