English
You are here:
Convolutional Neural Network (CNN) Compact Accelerator
Take advantage of the power of FPGA’s parallel processing to implement CNNs. This IP enables you to implement your own custom network or use many of the commonly used networks published by others.
Our IP provides the flexibility to adjust the number of acceleration engines. By adjusting the numbers of engines and allocated memory, users can trade speed of operation with FPGA’s capacity to obtain the best match for their application.
The CNN Accelerator IP is paired with the Lattice Neural Network Complier Tool. The compiler takes the networks developed in Caffe or TensorFlow, analyzes for resource usage, simulates for performance and functionality, and the compile for the CNN Accelerator IP.
Our IP provides the flexibility to adjust the number of acceleration engines. By adjusting the numbers of engines and allocated memory, users can trade speed of operation with FPGA’s capacity to obtain the best match for their application.
The CNN Accelerator IP is paired with the Lattice Neural Network Complier Tool. The compiler takes the networks developed in Caffe or TensorFlow, analyzes for resource usage, simulates for performance and functionality, and the compile for the CNN Accelerator IP.
View Convolutional Neural Network (CNN) Compact Accelerator full description to...
- see the entire Convolutional Neural Network (CNN) Compact Accelerator datasheet
- get in contact with Convolutional Neural Network (CNN) Compact Accelerator Supplier
Block Diagram of the Convolutional Neural Network (CNN) Compact Accelerator
