English
You are here:
Crest Factor Reduction IP
Crest factor reduction (CFR) selectively reduces the peak-to-average ratio (PAR) of wideband digital signals, such as those used in third-generation (3G) code division multiple access (CDMA) or long term evolution (LTE) wireless applications.
The Lattice peak cancellation crest factor reduction (PC-CFR) IP core is part of the digital front end (DFE) suite of IP cores optimized for HetNet applications. The core is highly programmable and can be customized to achieve the desired resource vs performance trade off. The core is optimized for use with ECP3 FPGA family and achieves up to 4dB of PAR reduction for LTE signals.
The Lattice peak cancellation crest factor reduction (PC-CFR) IP core is part of the digital front end (DFE) suite of IP cores optimized for HetNet applications. The core is highly programmable and can be customized to achieve the desired resource vs performance trade off. The core is optimized for use with ECP3 FPGA family and achieves up to 4dB of PAR reduction for LTE signals.
View Crest Factor Reduction IP full description to...
- see the entire Crest Factor Reduction IP datasheet
- get in contact with Crest Factor Reduction IP Supplier
Block Diagram of the Crest Factor Reduction IP IP Core
FPGA IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes