English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
Digital PreDistortion IP
FlexDPD is a mature, flexible and complete solution for the linearization of RF Power Amplifiers (PA). It enables the utilisation of power-efficient PAs for the compliant transmission of today’s complex linear modulation schemes, affording savings both in CAPEX and OPEX. It is automatically applicable to a wide variety of single or multi-carrier modulation schemes and power amplifier configurations without modification.
Developed for performance and portability, FlexDPD is readily configured for use on all major FPGA and ASIC targets. Systems4Silicon is independent of a device vendor, which facilitates design migration between FPGA vendors’ devices and from FPGA to ASIC.
Developed for performance and portability, FlexDPD is readily configured for use on all major FPGA and ASIC targets. Systems4Silicon is independent of a device vendor, which facilitates design migration between FPGA vendors’ devices and from FPGA to ASIC.
View Digital PreDistortion IP full description to...
- see the entire Digital PreDistortion IP datasheet
- get in contact with Digital PreDistortion IP Supplier
Block Diagram of the Digital PreDistortion IP IP Core
Video Demo of the Digital PreDistortion IP IP Core
An illustration of Systems4Silicon's Digital Pre-Distortion IP linearizing a 100W PA transmitting a APCO P25 Phase2 signal. The video starts with the PA partially linearized and then rapidly converging upon full linearization as the algorithm adapts.