Digital PreDistortion IP
Developed for performance and portability, FlexDPD is readily configured for use on all major FPGA and ASIC targets. Systems4Silicon is independent of a device vendor, which facilitates design migration between FPGA vendors’ devices and from FPGA to ASIC.
View Digital PreDistortion IP full description to...
- see the entire Digital PreDistortion IP datasheet
- get in contact with Digital PreDistortion IP Supplier
Block Diagram of the Digital PreDistortion IP IP Core
Video Demo of the Digital PreDistortion IP IP Core
An illustration of Systems4Silicon's Digital Pre-Distortion IP linearizing a 100W PA transmitting a APCO P25 Phase2 signal. The video starts with the PA partially linearized and then rapidly converging upon full linearization as the algorithm adapts.