Display Interface Multiplexer
The Display Interface (7:1 LVDS) Multiplexer IP enables Switchable Graphics applications. Using this IP you can select one of two asynchronous LVDS video streams (OpenLDI or FPD-link or DFP) for output by first converting them to parallel, multiplexing and reconverting to serial. The IP consists of two LVDS to parallel data converters, one parallel data multiplexer and a parallel data to LVDS converter. The multiplexing is initiated by a user input signal, but the switching instance is determined by the IP core by processing the sync signals in the video stream.
The Display Interface Multiplexer is available as an IPexpress user configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased.
View Display Interface Multiplexer full description to...
- see the entire Display Interface Multiplexer datasheet
- get in contact with Display Interface Multiplexer Supplier
Block Diagram of the Display Interface Multiplexer IP Core
FPGA IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes