English
You are here:
DRBG IP Core
DRBG IP Cores perform deterministic random bit generation in compliance with the standards and guidelines defined in 'NIST SP 800-90A'. This standard specifies methods for generating deterministic random bits suitable for cryptographic applications.
DRBG IP Core includes the CTR-DRBG mechanism, which uses an AES-128. VHDL is used as the Hardware Description Language of the IP Core. DRBG IP Cores support various operations, including instantiation with and without personalization strings, reseeding with and without additional input, and generating random bits with or without prediction resistance and with and without additional input.
DRBG IP Core includes the CTR-DRBG mechanism, which uses an AES-128. VHDL is used as the Hardware Description Language of the IP Core. DRBG IP Cores support various operations, including instantiation with and without personalization strings, reseeding with and without additional input, and generating random bits with or without prediction resistance and with and without additional input.
View DRBG IP Core full description to...
- see the entire DRBG IP Core datasheet
- get in contact with DRBG IP Core Supplier
DRBG IP
- Secure-IC's Securyzr™ Deterministic Random Bit Generator (DRBG)
- Hash-based DRBG library compliant with the NIST SP 800-90A standard
- Securyzr Digital True Random Number Generator (TRNG) by Secure-IC, compliant with NIST SP800-90
- Pseudorandom Number Generator (PRNG) - Balanced variant
- Pseudorandom Number Generator (PRNG) - High-speed variant
- True Random Number Generator