DVB-S2X NarrowBand Demodulator & Decoder IP (Silicon Proven)
The DVB S2X NarrowBand IP main demodulation path takes its data from a dual ADC sampling the signals I/Q coming from an external tuner. The ADC is clocked at 135MHz and the data are on 10bits. After demodulation, the data is sent either to a DVB-S Forward Error Correction (FEC) path or a DVB-S2 FEC path.
The DVB-S FEC is based on a Viterbi and Reed-Solomon decoders. A SuperFEC mode is also implemented where a second Viterbi block is added to improve the performances. The DVB-S2 FEC is based on a LDPC+BCH decoder and a packet delineator block needed to extract the physical packets (MPEG or GSE) from the FEC frame. The decoded & corrected data is then sent to a transport stream interface managing standard TS-based transmission to the back-end decoder. In addition to this main demodulation path, peripheral interfaces are integrated, a DiSEqC and an FSK interfaces.They are both protocols to communicate with the LNB antenna on the coaxial cable.
View DVB-S2X NarrowBand Demodulator & Decoder IP (Silicon Proven) full description to...
- see the entire DVB-S2X NarrowBand Demodulator & Decoder IP (Silicon Proven) datasheet
- get in contact with DVB-S2X NarrowBand Demodulator & Decoder IP (Silicon Proven) Supplier