English
You are here:
Energy-efficient 32-bit superscalar processor
C807 utilizes an 8-stage pipeline and dual-issue superscalar architecture, with a standard memory management unit, and can run Linux and other operating systems.
View Energy-efficient 32-bit superscalar processor full description to...
- see the entire Energy-efficient 32-bit superscalar processor datasheet
- get in contact with Energy-efficient 32-bit superscalar processor Supplier
Block Diagram of the Energy-efficient 32-bit superscalar processor IP Core
CPU IP
- High Bandwidth Out-of-Order RISC-V CPU IP Core
- Compact, low-power 32-bit RISC CPU
- High-performance 32-bit RISC CPU
- All in one solution for AI in RISC-V
- 2D (vector graphics) GPU IP Further advanced architecture for minimized CPU load and increased pixel performance in vector processing
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load