English
Process Detector (For DVFS and monitoring process variation), TSMC N7
You are here:
FIFO Generator
The LogiCORE™ IP FIFO Generator core generates fully verified first-in, first-out (FIFO) memory queues ideal for applications requiring in-order data storage and retrieval.
The core provides an optimized solution for all FIFO configurations and delivers maximum performance (up to 500 MHz) while utilizing minimal resources. Delivered through the Vivado® Design Suite, the structure can be customized by the user including the width, depth, status flags, memory type, and the write/read port aspect ratios.
The core provides an optimized solution for all FIFO configurations and delivers maximum performance (up to 500 MHz) while utilizing minimal resources. Delivered through the Vivado® Design Suite, the structure can be customized by the user including the width, depth, status flags, memory type, and the write/read port aspect ratios.
View FIFO Generator full description to...
- see the entire FIFO Generator datasheet
- get in contact with FIFO Generator Supplier