English
You are here:
Floating-point to Fixed-point Converter
Converts 32-bit floating-point numbers to fixed-point representation. The fixed-point output has a configurable word and fraction width. Floating-point inputs are based on the IEEE 754 standard.
The design features a high-speed, fully pipelined architecture with a 2 clock-cycle latency.
The design features a high-speed, fully pipelined architecture with a 2 clock-cycle latency.
View Floating-point to Fixed-point Converter full description to...
- see the entire Floating-point to Fixed-point Converter datasheet
- get in contact with Floating-point to Fixed-point Converter Supplier
Block Diagram of the Floating-point to Fixed-point Converter IP Core
IEEE 754 IP
- Single precision, IEEE 754, floating point adder
- Single precision, IEEE 754, floating point multiplier
- IEEE 754 Floating Point Coprocessor
- Single precision floating-point fast speed parametrized multi operands adder
- Single precision floating-point 2 cycle's multiplier
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs