English
TSMC 5nm (N5) 1.2V/1.8V/2.5V GPIO Libraries, multiple metalstacks
You are here:
HDMI 2.1 Forward Error Correction (FEC) Receiver
The HDMI Forward Error Correction (FEC) Receiver IP Core implements Reed-Solomon FEC and symbol de-interleaving/de-mapping as specified by the HDMI 2.1 specification.
Forward Error Correction is required to ensure glitch-free operation in Fix Rate Lane (FRL) mode, a packet mode introduced in HDMI 2.1. FRL allows for the use of Display Stream Compression (DSC) bitstream transport.
Forward Error Correction is required to ensure glitch-free operation in Fix Rate Lane (FRL) mode, a packet mode introduced in HDMI 2.1. FRL allows for the use of Display Stream Compression (DSC) bitstream transport.
View HDMI 2.1 Forward Error Correction (FEC) Receiver full description to...
- see the entire HDMI 2.1 Forward Error Correction (FEC) Receiver datasheet
- get in contact with HDMI 2.1 Forward Error Correction (FEC) Receiver Supplier
Block Diagram of the HDMI 2.1 Forward Error Correction (FEC) Receiver
